1

Overnight Computer Chip Engineer Jobs in California

Ability to automate and optimize CAD workflows for chip design verification. * Ability to interface ... We do not have boundaries between engineering and research, and we expect all of our technical ...

Ability to automate and optimize CAD workflows for chip design verification. * Ability to interface ... We do not have boundaries between engineering and research, and we expect all of our technical ...

We are seeking a Sr. Mechanical Design Engineer to join our multi-disciplinary team focused on ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and ... Bachelor's degree in Electrical Engineering, Computer Engineering, or related field * 15+ years of ...

Description We are seeking a Sr. Mechanical Design Engineer to join our multi-disciplinary team ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

Technical Support Engineer

Fremont, CA · On-site

$100K - $140K/yr

The technical support engineer will apply scientific methodologies and robust statistical ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

Technical Support Engineer

Fremont, CA · On-site

$100K - $148K/yr

The technical support engineer will apply scientific methodologies and robust statistical ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

Hardware Engineering Manager

Fremont, CA · On-site

$200K - $240K/yr

Description The Hardware Engineering Manager will work on the development of next generation NOVA ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

The Sr. Field Service Engineer will perform advanced engineering and technical activities while ... computer chip built in the world. Nova dives deep into dimensions and layers at the atomic level to ...

next page

Showing results 1-20

Overnight Computer Chip Engineer information

What is the difference between Overnight Computer Chip Engineer vs Day Shift Computer Chip Engineer?

AspectOvernight Computer Chip EngineerDay Shift Computer Chip Engineer
Work HoursNight shifts, typically overnightDaytime hours, standard business hours
Work EnvironmentManufacturing or R&D facilities during night shiftsSame facilities during daytime
CredentialsSimilar certifications, such as EE degrees and chip design experienceSame credentials as overnight roles
Industry UsageUsed in 24/7 manufacturing plants and R&D labsStandard daytime operations in tech companies

The main difference between Overnight Computer Chip Engineer and Day Shift Computer Chip Engineer lies in their work hours and shift timing. Both roles require similar skills, credentials, and are used in the same industry environments. The overnight position allows companies to maintain continuous production or development, while day shift roles are typical for standard working hours.

Can a computer engineer make $500,000?

Computer chip engineers, especially those in senior roles or working for major technology companies, can potentially earn $500,000 or more annually through base salary, bonuses, and stock options. Achieving this level typically requires extensive experience, specialized skills in semiconductor design, and often leadership responsibilities or executive-level positions.

What engineers make $500,000?

Senior computer chip engineers, especially those with extensive experience, advanced skills in semiconductor design, and leadership roles in major tech companies, can earn $500,000 or more annually. High compensation often includes base salary, bonuses, and stock options, particularly in competitive markets or executive-level positions.

Does TSMC hire computer engineers?

TSMC hires computer engineers for roles related to chip design, process development, and manufacturing automation. Candidates typically need a background in electrical engineering, computer science, or related fields, along with skills in hardware description languages and semiconductor manufacturing processes.

What engineers make $300,000 a year?

Senior computer chip engineers, especially those with extensive experience, advanced skills in semiconductor design, and leadership roles, can earn $300,000 or more annually. High compensation often involves working in specialized environments, with expertise in VLSI design, CAD tools, and industry certifications, along with performance-based bonuses and stock options.
What are the most commonly searched types of Computer Chip Engineer jobs in California? The most popular types of Computer Chip Engineer jobs in California are:
What are popular job titles related to Overnight Computer Chip Engineer jobs in California? For Overnight Computer Chip Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Overnight Computer Chip Engineer jobs in California look for? The top searched job categories for Overnight Computer Chip Engineer jobs in California are:
What cities in California are hiring for Overnight Computer Chip Engineer jobs? Cities in California with the most Overnight Computer Chip Engineer job openings:

Front-End CAD Engineer

Etched

Cupertino, CA • On-site

$2.0K/mo

Full-time

Medical, Dental, Vision

Posted 29 days ago


Job description

About Etched
Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents.
Key responsibilities
  • Own and manage Etched's front-end CAD environment including build flows, tool-specific flows and tool installation and configuration.
  • Evaluate, deploy, and sustain front-end tools including but not limited to: RTL simulator, low power checker, static RTL checkers such as Lint, and CDC/RDC/SDC/DFT, and formal verification (both property and equivalence) checkers.
  • Configure and manage project execution dashboard.

You may be a good fit if you have
  • Experience developing and maintaining front-end IC design flows, including scripting and EDA tool configuration.
  • Proficiency with (at least some) key verification tools: RTL simulation, static checks (lint/CDC/RDC), formal tools and low power tools.
  • Ability to automate and optimize CAD workflows for chip design verification.
  • Ability to interface with EDA vendors as well as internal users, identify the internal needs and priorities and bring in the relevant capabilities
  • A can-do attitude and velocity of going from a problem sighting to a deployable solution.
  • (Bonus) Hands-on RTL design experience, including ownership of a design block to validate CAD methodologies.

Strong candidates may also have experience
  • Setting up and maintaining front-end IC design flows.
  • Working directly with Synopsys and Cadence R&D, sales and field support teams.
  • Working for other chip companies (i.e. Nvidia, Intel, AMD, Qualcomm, Marvell, Broadcom) or an internal chip team at a hyperscaler.

Benefits
  • Full medical, dental, and vision packages, with 100% of premium covered
  • Housing subsidy of $2,000/month for those living within walking distance of the office
  • Daily lunch and dinner in our office
  • Relocation support for those moving to Cupertino

How we're different
Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.
We are a fully in-person team in Cupertino, and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.