EDA Workflow Optimization Engineer
Santa Clara, CA · On-site
$130K - $154K/yr
Hands-on experience with architectural decisions in technologies (storage, networking, compute) our chip engineers depend on. * Experience with ASIC, VLSI, CAD/EDA or mixed signal design workflow ...