1

Junior Rtl Design Engineer Jobs in Arizona (NOW HIRING)

RTL Design Engineer

Chandler, AZ · On-site

$127K - $203K/yr

Broadcom's Central Engineering Group is seeking a candidate to lead the digital design and ... Design convergence to timing closure utilizing RTL optimization strategies. * Conduct formal ...

RTL Design Engineer

Chandler, AZ · On-site

$127K - $203K/yr

Broadcom's Central Engineering Group is seeking a candidate to lead the digital design and ... Design convergence to timing closure utilizing RTL optimization strategies. * Conduct formal ...

CPU RTL Design Engineer

Phoenix, AZ · On-site

$141K - $269K/yr

As a CPU Logic Design Engineer, you will play a critical role in designing and optimizing the logic for Intel's cutting-edge processors. You will drive the development of register transfer level (RTL ...

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

FPGA Design Engineer

Tucson, AZ · On-site

$116K - $160K/yr

Develop RTL and support simulation, synthesis, place and route, timing closure, hardware ... Computer Engineering, or a related technical field. * 8+ years of professional FPGA design and ...

Digital Design Engineer

Chandler, AZ · On-site

$133K/yr

Develop RTL designs using Verilog and support integration into larger SoC environments. * Design ... Degree in Electrical Engineering, Computer Engineering, or a related technical field. * Bachelor ...

Staff Digital Design Engineer

Chandler, AZ · On-site

$133K/yr

Develop RTL designs using Verilog and support integration into larger SoC environments. * Design ... Degree in Electrical Engineering, Computer Engineering, or a related technical field. * Bachelor ...

Senior Digital Design Engineer

Chandler, AZ · On-site

$133K/yr

Develop RTL designs using Verilog and support integration into larger SoC environments. * Design ... Degree in Electrical Engineering, Computer Engineering, or a related technical field. * Bachelor ...

Physical Design Engineer

Phoenix, AZ · On-site

$135K - $139K/yr

Join Intel as a Physical Design Engineer and play a pivotal role in shaping the future of custom IP ... As part of our dynamic team, you will work on cutting-edge technology to implement designs from RTL ...

New

Physical Design Engineer

Phoenix, AZ · On-site

$135K - $139K/yr

Perform physical design implementation of custom IP and SoC designs, from RTL to GDS, ensuring ... Bachelor's degree in Electrical Engineering, Computer Engineering, or a related specialized field ...

New

As a Mixed Signal Logic Design Engineer, you will play a pivotal role in shaping the future of high ... Implement specifications/designs in RTL and coordinate the work of other junior designers to ...

next page

Showing results 1-20

Junior Rtl Design Engineer information

What engineers make $300,000 a year?

Senior engineers in specialized fields such as software engineering, petroleum engineering, and certain electrical or aerospace engineering roles can earn $300,000 or more annually, especially with extensive experience, advanced skills, and leadership responsibilities. High-level positions often require advanced degrees, certifications, and a strong track record of project management or technical expertise.

What is the salary of RTL design engineer?

The salary of a Junior RTL Design Engineer typically ranges from $70,000 to $100,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with skills in Verilog, VHDL, and FPGA design can earn higher salaries.

What are the key skills and qualifications needed to thrive as a Junior RTL Design Engineer, and why are they important?

To thrive as a Junior RTL Design Engineer, a solid background in digital logic design, hardware description languages (such as Verilog or VHDL), and a relevant engineering degree are essential. Experience with simulation and synthesis tools (like ModelSim, Synopsys, or Xilinx Vivado) and a basic understanding of ASIC or FPGA flows are typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help individuals excel in translating specifications into efficient hardware designs. These skills ensure accurate, reliable, and high-performance digital circuit development, which is crucial for meeting project goals and industry standards.

What engineers make $200,000 a year?

Senior engineers in fields such as software engineering, petroleum engineering, and certain specialized roles in finance or management can earn $200,000 or more annually. Achieving this level typically requires extensive experience, advanced skills, and often leadership responsibilities or specialized certifications.

What are Junior RTL Design Engineers?

Junior RTL Design Engineers are entry-level professionals who work on designing and verifying the Register Transfer Level (RTL) logic for digital integrated circuits. They typically use hardware description languages like Verilog or VHDL to describe and simulate the functionality of hardware blocks according to specifications. Their responsibilities often include coding, simulation, debugging, and collaborating with senior engineers to ensure the design meets performance and functional requirements. This role is crucial in the process of creating chips and digital systems used in various electronic devices.

What is the difference between Junior Rtl Design Engineer vs Digital Design Engineer?

AspectJunior Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or related field; some certificationsBachelor's or higher in Electrical/Electronic Engineering; certifications vary
Work EnvironmentDesign teams in semiconductor or electronics companiesDesign and development teams in similar industries
Employer & Industry UsageCommonly employed in chip design, FPGA, ASIC developmentUsed in digital circuit and system design across industries

Both roles involve digital circuit design, but Junior Rtl Design Engineers focus more on RTL coding and verification, while Digital Design Engineers may handle broader digital system development. The roles often overlap in skills and work environment, with the main difference being scope and experience level.

What are some common challenges faced by Junior RTL Design Engineers when transitioning from academic projects to industry roles?

Junior RTL Design Engineers often find the transition from academic projects to industry roles challenging due to the increased complexity and scale of commercial designs. In industry, there is a strong emphasis on meeting strict timing, power, and area requirements, as well as adhering to rigorous verification and documentation standards. Collaboration with verification, physical design, and software teams is essential, and juniors may need to quickly adapt to using industry-standard EDA tools and workflows. Gaining proficiency in debugging and understanding legacy codebases are also typical hurdles. However, most teams provide mentorship and structured onboarding to help new engineers succeed.

What engineer makes $500,000 a year?

Senior engineers in specialized fields such as software engineering, data science, or executive engineering roles can earn $500,000 or more annually, especially with experience, advanced skills, and leadership responsibilities. High compensation often includes bonuses, stock options, or profit sharing, particularly in large tech companies or startups.
What cities in Arizona are hiring for Junior Rtl Design Engineer jobs? Cities in Arizona with the most Junior Rtl Design Engineer job openings:
RTL Design Engineer

RTL Design Engineer

Broadcom, Inc.

Chandler, AZ • On-site

$127K - $203K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 21 days ago


Broadcom rating

8.7

Company rating: 8.7 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

10th of 141 rated electronics manufacturers


Job description

Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom's Central Engineering Group is seeking a candidate to lead the digital design and verification of a broad range of analog mixed signal IP and IOs, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.
  • Define the digital architecture and verification strategies for complex AMS and IO subsytems
  • Design, synthesis, and verification of Verilog/SystemVerilog RTL.
  • Analysis, debug, and resolution of Lint and CDC issues in the design.
  • Design convergence to timing closure utilizing RTL optimization strategies.
  • Conduct formal verification of design with Synopsys Formality / Cadence Conformal.
  • Generate timing constraints for Synthesis and STA at the block-level and SoC top-level.
  • Drive comprehensive test plans to ensure quality of design.
  • Collaborate with cross-functional teams, ranging from analog/mixed-signal circuit designers to SoC-level system integration.
  • Create and maintain detailed specification, design, and verification documentation.

Job Requirements
  • MS +10 years of relevant industry experience.
  • Experience with digital implementation flow from RTL synthesis to timing closure.
  • Deep understanding of timing analysis with Primetime flow and generation of Liberty models.
  • Experience with Tessent tool for DFT insertion and verification
  • Proficient with Perl, Python and Tcl scripting.
  • Strong problem solving skills with attention to detail.
  • Must be self-motivated and able to work effectively across internal and external engineering teams.

Highly Desired Qualifications
  • Solid understanding of transistor-level circuit behavior.
  • Familiar with Cadence Schematic/Layout, SPICE/Spectre circuit simulation.
  • Experience with advanced FinFET process nodes , including features, technology limitations and PPA tradeoffs.

Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $127,100 - $203,400.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

What Broadcom employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom