1

Junior Analog Layout Engineer Jobs (NOW HIRING)

Analog Layout Engineer

Cupertino, CA ยท On-site

$249K/yr

Analog Layout Engineer Location: Cupertino, CA (on-site) Hire Type: Contract Duration: Long-term Required Skills and Experience: Minimum 6+ years of experience in Analog layout design. Experience ...

New

As an Analog Layout engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging advanced tools. Your work will ...

As an Analog Layout engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging advanced tools. Your work will ...

Analog Layout Engineer

San Jose, CA ยท On-site

$110K - $300K/yr

The Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layout designs for integrated circuits. This role requires a strong understanding of analog ...

Analog layout Engineer

Manor, TX ยท On-site

$135K/yr

Analog layout Engineer * Location: Austin, TX * Hybrid * Salary: $135k Note: Please restrict to 15yrs. Required Skills: * Knowledge of analog/mixed-signal IP (e.g., SERDES PHY, transmitter and ...

Analog Layout Engineer

San Francisco, CA ยท On-site

$238K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

Analog Layout Engineer

Santa Clara, CA ยท On-site

$237K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

Analog layout Engineer

Austin, TX ยท On-site

$60K - $135K/yr

Analog layout Engineer City: Austin State/Province: Texas Posting Start Date: 8/10/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company ...

New

Senior Quantum Analog Layout Engineer

Redmond, WA ยท On-site

$123K - $165K/yr

As a Senior Quantum Analog Layout Engineer on the Quantum 1st Party Hardware ASIC team, you will ... Coordinate tasks with junior layout team members as needed. * Using Cadence Virtuoso (or other ...

Staff Analog Layout Engineer

Sunnyvale, CA ยท On-site

$160K - $200K/yr

Position Overview We are seeking a seasoned Senior or Staff Analog Layout Engineer to play a vital role in developing cutting-edge full-custom electronic transceiver components that interface ...

Showing results 21-40

Junior Analog Layout Engineer information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior analog layout engineer jobs pay per year?

As of Aug 15, 2026, the average yearly pay for junior analog layout engineer in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.

What is the difference between Junior Analog Layout Engineer vs Junior Digital Layout Engineer?

AspectJunior Analog Layout EngineerJunior Digital Layout Engineer
Required CredentialsBachelor's in Electrical Engineering or related; familiarity with analog IC design toolsBachelor's in Electrical Engineering or related; familiarity with digital IC design tools
Work EnvironmentDesigning analog circuits, working closely with analog IC teamsDesigning digital circuits, collaborating with digital IC teams
Industry UsageSemiconductor companies, analog IC design firmsSemiconductor companies, digital IC design firms
Common Search/ComparisonYesYes

The Junior Analog Layout Engineer and Junior Digital Layout Engineer roles share similar educational backgrounds and work environments within semiconductor companies. The key difference lies in the focus: analog layout involves designing circuits with continuous signals, while digital layout focuses on digital logic circuits. Both roles require familiarity with their respective design tools and industry standards, but their specific tasks and design considerations differ significantly.

More about Junior Analog Layout Engineer jobs

What cities are hiring for Junior Analog Layout Engineer jobs?

Cities with the most Junior Analog Layout Engineer job openings:

What are the most commonly searched types of Analog Layout Engineer jobs?

The most popular types of Analog Layout Engineer jobs are:

What states have the most Junior Analog Layout Engineer jobs?

States with the most job openings for Junior Analog Layout Engineer jobs include:

What job categories do people searching Junior Analog Layout Engineer jobs look for?

The top searched job categories for Junior Analog Layout Engineer jobs are:

Infographic showing various Junior Analog Layout Engineer job openings in the United States as of August 2026, with employment types broken down into 92% Full Time, 2% Part Time, and 6% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $71,799 per year, or $34.5 per hour.

Analog Layout Engineer

Saksoft

Cupertino, CA โ€ข On-site

$249K/yr

Other

Posted 3 days ago

New


Job description

Hi,

This is Viswanath from Saksoft.

I have an exciting opportunity as an Sr. AI Enterprise Engineer with one of our clients. If you are interested in this opportunity, please share your updated Resume to proceed further. 

Job Title: Analog Layout Engineer

Location: Cupertino, CA (on-site)

Hire Type: Contract  

Duration: Long-term

Job Description:

Required Skills and Experience: 
Minimum 6+ years of experience in Analog layout design.
Experience developing and leading complex layout IC for high-speed applications in advanced CMOS FinFET technologies such as 7nm and below at the block level and chip level.
Thorough knowledge of industry standard EDA tools from Cadence, Mentor and Synopsys.
Experience with layout of high-performance high-speed analog mixed-signal blocks such Transceivers, CMOS drivers, high-speed Data converters and PLLs.
Experience with floor planning, block level routing and top-level chip assemble.
Knowledge of layout techniques such as floor planning, layer generation, thermal aware layout with consideration for electro-migration.

Thanks & Regards

Viswanath Dulam

Senior Team Lead - Recruitment

T:  (Direct) 

E:
W:  |   | 

Innovation   Customer focus   Openness   Respect   Enterprising