ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Ohio

Empower Professionals

CAD Technician

Cincinnati, OH · On-site

Experience: 1 2 years of relevant engineering, drafting, or strong internship experience is required. Technical Skills: Proficiency in both 2D and 3D CAD drafting is mandatory. Strong experience with ...

Turkish Aerospace Industries, Inc.

$104 - $150/hr

... ASIC teams. Performance characterization will include MODEM SNR, OSNR tolerance, systematic ... Your experimental data will fuel our design, starting with off-the-shelf components, evolving to ...

New

Woolpert

Bridge Engineer (PE)

Cincinnati, OH · On-site

$87K - $108K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

As a bridge engineer, you will be involved in diverse transportation projects spanning multiple ... and interns to complete bridge and other transportation tasks. * Lead and perform design for ...

Fishbeck

Mechanical Engineering Internship/ Co-Op

Cincinnati, OH

$18 - $24.25/hr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Our Co-ops are immediately integrated with our design teams on project types ranging from higher ... Our interns encounter endless possibilities and go on to have fulfilling careers. Minimum Physical ...

Fishbeck

Mechanical Engineering Internship/ Co-Op

Toledo, OH

$18.75 - $25.25/hr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Our Co-ops are immediately integrated with our design teams on project types ranging from higher ... Our interns encounter endless possibilities and go on to have fulfilling careers. Minimum Physical ...

Parsons

Roadway Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

  • Retirement

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Fishbeck, Inc.

Mechanical Engineering Internship/ Co-Op

Toledo, OH · On-site

$18.50 - $24.75/hr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Our Co-ops are immediately integrated with our design teams on project types ranging from higher ... Our interns encounter endless possibilities and go on to have fulfilling careers. Minimum Physical ...

Fishbeck, Inc.

Mechanical Engineering Internship/ Co-Op

Cincinnati, OH · On-site

$18 - $24.25/hr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Our Co-ops are immediately integrated with our design teams on project types ranging from higher ... Our interns encounter endless possibilities and go on to have fulfilling careers. Minimum Physical ...

Parsons

Bridge Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

  • Retirement

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Parsons

Bridge Engineering Co-Op - Fall 2026

Cincinnati, OH · On-site

$22.93 - $40.14/hr

  • Retirement

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Parsons

Roadway Engineering Co-Op - Fall 2026

Cincinnati, OH · On-site

$22.93 - $40.14/hr

  • Retirement

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Parsons

Roadway Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

  • Retirement

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Danaher

By submitting your interest, you'll be among the first to know when internship opportunities open ... Participating on an Agile Scrum team, collaborating across design, development, and testing

Danaher

By submitting your interest, you'll be among the first to know when internship opportunities open ... Participating on an Agile Scrum team, collaborating across design, development, and testing

previous page

Showing results 41-60

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Ohio

Internship Asic Rtl Design Engineer information

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Ohio?

The most popular types of Asic Rtl Design Engineer jobs in Ohio are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Ohio?

For Internship Asic Rtl Design Engineer jobs in Ohio, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Ohio look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Ohio are:

What cities in Ohio are hiring for Internship Asic Rtl Design Engineer jobs?

Cities in Ohio with the most Internship Asic Rtl Design Engineer job openings:

Internship Asic Rtl Design Engineer jobs near you

Senior Specialist, FPGA Engineer - Cincinnati, Ohio ***Relo Avail to $161,000

Intermedia Group, Inc.

Cincinnati, OH

$142K - $161K/yr

Full-time

Re-posted 21 days ago

Job description

OPEN JOB: Senior Specialist, FPGA Engineer
LOCATION: Cincinnati, Ohio
***Relocation Assistance Available
BASE SALARY: $142,000 to $161,000
JOB SCHEDULE: 4/10 - Employees work 10 hour days, 4 days per week.
INDUSTRY: Aerospace / Aviation / Defense
JOB CATEGORY: Engineering - Electrical
JOB DESCRIPTION:
  • As a Hardware Engineer, you will be responsible for architecture, design and development of next generation Electronic Safe and Arm Devices utilizing the latest state of the art technologies.
  • The ideal candidate for this role would share our passion for creating and innovating new technologies in a highly dynamic, fast-paced environment.
  • We are looking for highly talented, motivated, and versatile engineers that can create the next generation fuzing solutions. ASIC / FPGA designs will include various sensor interfaces, sequence verification, A/D and D/A interfaces, communication protocols, state machines, timer chains, etc. used in Electronic Safe and Arm Devices (Fuzes) for DOD weapon systems.  Microsemi / Actel is our targeted FPGA and QuestaSim is our simulation tool. 
  • The primary responsibilities will focus on Verilog FPGA design, System Verilog UVM verification and C# based microcontroller development.

Essential Functions:
  • Analysis of the requirements, architecture definition, design and debug of FPGA and associated hardware and microcontroller products and associated firmware.
  • Developing Verilog HDL targeting Antifuse and enhanced Flash FPGA’s.
  • Performing effective analysis of functional issues or performance profiling with the hardware and firmware in test environments or target host systems.
  • Contribute to process improvements to ensure hardware-firmware quality and time-to-market.

Qualifications:
  • Bachelor’s Degree and minimum 6 years of prior relevant experience. Graduate Degree and a minimum of 4 years of prior related experience. In lieu of a degree, minimum of 10 years of prior related experience.
  • Knowledge using Verilog for Logic Design.
  • Programming experience in C for embedded systems, including development of algorithms, manipulation of data structures, and implementing highly optimized code.
  • Experience with lab tools: Logic Analyzers, oscilloscopes, JTAG/ICE debuggers and protocol analyzers.
  • Familiar with hardware, software and firmware development methodologies to ensure quality and time-to-market (design verification, code reviews, unit testing, prototyping and product testing).
  • Familiar working with code version control repository tools, such as Subversion (SVN), GIT or TFS.
  • Digital Design practices and principles, logic design and architecture and experience with HDL’s (i.e Verilog, VHDL).
 
Preferred Additional Skills:
  • Knowledge using SystemVerilog for verification with AVM, VMM, OVM, or UVM a plus.
  • Developing C# source code targeting enhanced Flash Microcontrollers.
  • Good English knowledge (speech and writing).
  • Be action-oriented and organized.
  • Ability to handle short notice needs/requests.

If you are interested in pursuing this opportunity, please respond back and include the following:
 
  • MS WORD Resume
  • required compensation.
  • Contact information.
  • Availability

Upon receipt, one of our managers will contact you to discuss the position in full detail.
JASON DENMARK
Talent Sourcing / Recruiting
Email: jdenmark@intermediagroup.com
Open Job Portal: https://intermediagroup.catsone.com/careers