ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Ohio

Apex Tool Group

Engineering Intern

Dayton, OH · On-site

$16.25 - $21.25/hr

This internship offers hands-on experience in product design, engineering documentation, and cross-functional collaboration within a manufacturing environment. The Build (Responsibilities) * Product ...

Apex Tool Group, LLC

Engineering Intern

Dayton, OH · On-site

$14.75 - $19.25/hr

This internship offers hands-on experience in product design, engineering documentation, and cross-functional collaboration within a manufacturing environment. The Build (Responsibilities) * Product ...

Woolpert

Bridge Engineer (PE)

Cincinnati, OH · On-site

$87K - $108K/yr

As a bridge engineer, you will be involved in diverse transportation projects spanning multiple ... and interns to complete bridge and other transportation tasks. * Lead and perform design for ...

Parsons

Roadway Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Amarx Search, Inc.

Senior FPGA Engineer

Cincinnati, OH · On-site

$106K - $197K/yr

ASIC / FPGA designs will include various sensor interfaces, sequence verification, A/D and D/A ... The primary responsibilities will focus on Verilog FPGA design, System Verilog UVM verification and ...

Parsons

Bridge Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

Parsons

Roadway Engineering Co-Op - Fall 2026

Akron, OH · On-site

$22.93 - $40.14/hr

May be assigned to a project or organizational team, or as a design engineer for intermediate to ... Prior internship experience Security Clearance Requirement: None This position is part of our ...

EndoSec LLC

FPGA Engineer

Cincinnati, OH · On-site

$124K - $160K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

next page

Showing results 1-20

People also search for

All JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Ohio

Internship Asic Rtl Design Engineer information

What types of projects and responsibilities can an intern expect as an ASIC RTL Design Engineer?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an Internship ASIC RTL Design Engineer, and why are they important?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is an Internship ASIC RTL Design Engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the career path for ASIC design engineer?

The career path for an ASIC RTL design engineer typically starts with a bachelor's degree in electrical engineering or computer engineering, progressing to roles such as junior or senior RTL designer, then to lead or architect positions. Advancement often involves gaining experience in digital design, verification, and tools like HDL languages and EDA software, with opportunities to move into technical management or specialized roles like FPGA or system-on-chip (SoC) design.

What is RTL intern?

An RTL intern is a student or entry-level engineer gaining hands-on experience in Register Transfer Level (RTL) design, which involves developing and verifying digital hardware descriptions using hardware description languages like VHDL or Verilog. This internship typically includes tasks related to digital circuit design, simulation, and testing within an ASIC or FPGA development environment.

What is the salary of RTL design engineer?

The salary of an RTL design engineer typically ranges from $70,000 to $130,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages like VHDL or Verilog can earn higher salaries.

What is the salary of ASIC design engineer?

The salary of an ASIC RTL Design Engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages and verification tools can earn higher salaries.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Ohio? The most popular types of Asic Rtl Design Engineer jobs in Ohio are:
What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Ohio? For Internship Asic Rtl Design Engineer jobs in Ohio, the most frequently searched job titles are:
What job categories do people searching Internship Asic Rtl Design Engineer jobs in Ohio look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs in Ohio are:
What cities in Ohio are hiring for Internship Asic Rtl Design Engineer jobs? Cities in Ohio with the most Internship Asic Rtl Design Engineer job openings:
Internship Asic Rtl Design Engineer jobs near you
Internship - Geotechnical Engineering/Geology _ Summer 2026

Internship - Geotechnical Engineering/Geology _ Summer 2026

CTL Engineering

New Albany, OH • On-site

Temporary, Internship

Posted 15 days ago

Be an early applicant

Job description

Get practical, hands-on experience to supplement your studies in a supporting and mentoring company culture!


CTL Engineering is hiring Interns in our Geotechnical Engineering department for Summer 2026!

Majors: in process of obtaining a Bachelor’s degree in Civil Engineering or Geology

Territory/region – central Ohio region (Columbus area).

  • Given the nature of the role, Interns need to reside in the Columbus, OH region during the Internship.
  • Housing and/or housing stipends will not be provided.

Targeting 35-40 hours/week for the Summer 2026 Internship.

  • You will get exposure to Soil Lab work (technical) and also onsite in the Field/Drilling Rigs.

CTL Engineering (www.ctleng.com) is an award-winning, full service consulting engineering firm with (15) locations across OH, IN, WV, KY, NC, SC, and VA with a rich history over our (99) years in business. We provide civil/site design and land surveying, environmental, geotechnical, construction administration & inspection, accident reconstruction, roofing/building envelope, A/V system design, troubleshooting & installation, transportation design (bridge/roadway), and specialized testing services to the construction industry.

We are looking for a motivated and detail-oriented Interns to join our dynamic Team.

  • This internship offers a unique opportunity to gain hands-on experience in your area of study under the guidance of experienced Engineers and Professionals:
  • Gain practical experience working on real-world projects in both the Soils Lab and onsite in the Field re: soil profile drilling rigs.
  • Learn from experienced professionals in the field.
  • Opportunity for future career growth and development.
  • Competitive internship compensation.


If you are passionate about staying ahead of industry trends, enjoy problem-solving, and have a creative approach to gaining real world experience, we want to hear from you!

This is more than a job posting… it's an invitation to bring your interests and expertise to a company where innovation and passion converge seamlessly.


Responsibilities and things you’ll get real-world exposure to:

  • Learn about and perform a variety of tasks such as research, testing, problem solution, related to Geotechnical projects and Soils Lab.
  • Participate in field visits and inspections as required in the central Ohio region.
  • Learn about and conduct/document field observations for drilling/soil profile sampling activities performed by our Drilling Team.
  • See, and be involved in, the process of ensuring soil drilling work conforms to design documents.
  • Performs various laboratory tests to determine soil properties, such as particle size distribution, compaction, and strength.
  • Accurately records test results and prepares reports, ensuring clarity and completeness.
  • Operates and maintains laboratory equipment, ensuring proper calibration and functionality.
  • Follow company safety policies and procedures.



CTL Engineering provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state or local laws.


This policy applies to all terms and conditions of employment, including recruiting, hiring, placement, promotion, termination, layoff, recall, transfer, leaves of absence, compensation and training.