ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Cincinnati, OH

Apple Inc.

Timing Design Engineer

Melbourne, KY · On-site

$150 - $200/hr

Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC ... You will closely interact with RTL designer to understand design intent and clock structure, with ...

Innovative Technology Company focused on Essential Industry Customers

Be Seen First

Senior ASIC Design Engineer, Analog and Power, remote OK

Cincinnati, OH · Remote

$125K - $165K/yr

You will serve as the solo ASIC Design Engineer owning architecture, transistor‐level design, simulation, verification, and delivery of custom ASICs focused on power/voltage conversion ...

New

GDR Defense

Bridge Design Engineer

Loveland, OH · On-site

Bridge Design Engineer Location: Loveland, OH Salary: $75,000 Annually Position Type: Full-Time ... Experience with structural or bridge design (internship or professional). * Exposure to hydraulic ...

SSI Fabricated

Mechanical Design Engineer

Middletown, OH

$72K - $97K/yr

Minimum of 3 years of experience in piping design, PVF, or related equipment engineering such as pumps, valves, or fluid system components; new graduates with relevant co-op or internship experience ...

SSI Fabricated

Mechanical Design Engineer

Middletown, OH

$85K - $90K/yr

Minimum of 3 years of experience in piping design, PVF, or related equipment engineering such as pumps, valves, or fluid system components; new graduates with relevant co-op or internship experience ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Cincinnati, OH

Internship Asic Rtl Design Engineer information

See Cincinnati, OH salary details

$90.2K

$144.1K

$193.8K

How much do internship asic rtl design engineer jobs pay per year?

As of Sep 9, 2026, the average yearly pay for internship asic rtl design engineer in Cincinnati, OH is $144,109.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,200.00 and $172,700.00 per year, depending on experience, location, and employer.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Cincinnati, OH?

For Internship Asic Rtl Design Engineer jobs in Cincinnati, OH, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in Cincinnati, OH look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in Cincinnati, OH are:

What cities near Cincinnati, OH are hiring for Internship Asic Rtl Design Engineer jobs?

Cities near Cincinnati, OH with the most Internship Asic Rtl Design Engineer job openings:

Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in Cincinnati, OH as of August 2026, with employment types broken down into 52% Full Time, 11% Part Time, and 37% Contract. Highlights an 100% In-person job distribution, with an average salary of $144,109 per year, or $69.3 per hour.

Timing Design Engineer

Melbourne, KY • On-site

Apple Inc.
Computer and Electronic Product Manufacturing • 10K+ employees
Learn more about Apple Inc.external

$150 - $200/hr

Other

Re-posted 17 days ago

Apple rating

8.1

Company rating: 8.1 out of 10

Based on 684 frontline employees who took The Breakroom Quiz

6th of 30 rated technology retailers

Job description

Apple is where individual imaginations come together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something - you’ll add something.

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Minimum Qualifications
  • BS degree in technical discipline with minimum 10 years of relevant experience.
Preferred Qualifications
  • Proven knowledge of the ASIC design timing closure flow and methodology.
  • 2+ years of experience in writing ASIC timing constraints and timing closure.
  • Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.
  • Hands on experience in timing/SDC constraints generation and management.
  • Proficient in scripting languages (Tcl and Perl).
  • Familiarity with synthesis, DFT and backend related methodology and tools.
  • Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple.
  • The ideal candidate will be a self-starter and highly motivated to be successful at Apple.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr

What Apple employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apple logo

About Apple

Sourced by ZipRecruiter

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Cupertino, CA, US

Year founded

1976

View All Apple Jobs

Apply