ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in New York

Airspan

FPGA DESIGN ENGINEER

Warren, NJ · On-site

$127K - $176K/yr

Airspan Careers FPGA DESIGN ENGINEER Location: Warren, New Jersey or Plano, TX, Remote possible if ... Develop RTL designs in Verilog/System Verilog , ensuring efficient and high-performance ...

Ashby

Design Engineer, Americas

New York, NY · Remote

$122K - $220K/yr

You have 2+ years of continuous experience (e.g., internships don't count) as an Engineer or a Designer. You have good proficiency in both Design and Engineering, with exceptional proficiency in the ...

Apply Early

Jane Street

FPGA Engineer

New York, NY

$142K - $182K/yr

Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing ... A top-notch programmer with a love for technology * Comfortable with a software programming ...

Jane Street

FPGA Engineer

New York, NY · On-site

$142K - $182K/yr

Your day-to-day work will predominantly involve OCaml & Hardcaml, for both RTL design and testing ... A top-notch programmer with a love for technology * Comfortable with a software programming ...

Virtusa

Vice President

New York, NY

SmartSoC combines deep silicon engineering expertise with Virtusa's global delivery capabilities ... full ASIC and SoC development lifecycle - from architecture definition and RTL design through ...

Virtusa

Vice President

New York, NY

SmartSoC combines deep silicon engineering expertise with Virtusa's global delivery capabilities ... full ASIC and SoC development lifecycle - from architecture definition and RTL design through ...

City of New York

DESIGN ENGINEER INTERN

Queens, NY · On-site

$17.75 - $23/hr

BEDC seeks to hire two Civil Engineering Interns to support the Structural section, located in our Lefrak Office in Queens, NY. Under direct supervision of the Lead Design Engineer, the selected ...

City of New York

DESIGN ENGINEER INTERN

Queens, NY · On-site

$17.75 - $23/hr

BEDC seeks to hire two Civil Engineering Interns to support the Structural section, located in our Lefrak Office in Queens, NY. Under direct supervision of the Lead Design Engineer, the selected ...

Sherwood Design Engineers

Civil Engineer I

New York, NY · On-site

We have an amazing opportunity for a driven and curious Design Engineer focused on land development design to support our team. Minimum Skills * Typically industry internship experience * Bachelor ...

Apply Early

next page

Showing results 1-20

All JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in New York

Internship Asic Rtl Design Engineer information

What types of projects and responsibilities can an intern expect as an ASIC RTL Design Engineer?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an Internship ASIC RTL Design Engineer, and why are they important?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is an Internship ASIC RTL Design Engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in New York? The most popular types of Asic Rtl Design Engineer jobs in New York are:
What are popular job titles related to Internship Asic Rtl Design Engineer jobs in New York? For Internship Asic Rtl Design Engineer jobs in New York, the most frequently searched job titles are:
What job categories do people searching Internship Asic Rtl Design Engineer jobs in New York look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs in New York are:
What cities in New York are hiring for Internship Asic Rtl Design Engineer jobs? Cities in New York with the most Internship Asic Rtl Design Engineer job openings:
Internship Asic Rtl Design Engineer jobs near you

FPGA DESIGN ENGINEER

Airspan

Warren, NJ • On-site

$127K - $176K/yr

Full-time

Posted 25 days ago

Job description

Airspan Careers
FPGA DESIGN ENGINEER
Location: Warren, New Jersey or Plano, TX, Remote possible if perfect fit and live in another location
Company: AirSpan Networks
About AirSpan
AirSpan Networks is a global provider of innovative 4G and 5G network solutions, enabling efficient and cost-effective connectivity for operators, enterprises, and industrial applications. We are seeking an experienced FPGA Design Engineer to contribute to the development of cutting-edge wireless communication systems.
Job Description
As an FPGA Design Engineer, you will be responsible for designing, implementing, and optimizing FPGA-based solutions for wireless communication applications, including 4G, 5G, and O-RAN systems. You will work closely with system architects, software engineers, and verification engineers to develop high-performance digital hardware solutions.
Key Responsibilities:
  • Design and implement FPGA-based digital signal processing (DSP) and communication systems.
  • Develop RTL designs in Verilog/System Verilog, ensuring efficient and high-performance implementations.
  • Integrate and optimize FPGA-based modules for wireless technologies, including 4G, 5G, and O-RAN architectures.
  • Perform FPGA synthesis, timing analysis, and resource utilization optimization.
  • Collaborate with verification engineers to define test benches and validate designs.
  • Debug and troubleshoot FPGA-based systems using simulation tools and hardware debugging techniques.
  • Work with C/C++ and Python for algorithm modeling and hardware/software co-design.
  • Implement high-speed interfaces such as PCIe, Ethernet, and JESD204B.
  • Document design specifications, test results, and technical reports.

Qualifications & Experience:
Critical Skills: O-RAN, DSP, Xilinx FPGA, RF-SOC, PTP, Ethernet
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 10 years of experience in FPGA design and development.
  • Proficiency in Verilog/SystemVerilog for digital logic design.
  • Experience with FPGA development tools such as Xilinx Vivado, Intel Quartus
  • Knowledge of wireless communication systems, 4G/5G networks, and O-RAN architectures.
  • Knowledgeable with PTP protocol IEEE1588 (PTPv2)).
  • Strong understanding of DSP algorithms and their FPGA implementations.
  • Experience in debugging in the lab using Vivado ILAs and Experience using Signal Generators and analyzers
  • Familiarity with high-speed communication protocols (PCIe, Ethernet, JESD204B, CPRI, etc.).
  • Experience with C/C++ and Python for hardware modeling and testing.
  • Strong problem-solving and analytical skills with a proactive approach to debugging complex systems.

Preferred Skills:
  • Experience with FPGA-based acceleration for AI/ML applications.
  • Understanding of MATLAB/Simulink for DSP algorithm verification.
  • Knowledge of power optimization techniques for FPGA designs.
  • Experience with Linux device drivers and embedded systems.

Apply