ZipRecruiter

Log In

2

Full Time Nvidia Hardware Engineer Jobs (NOW HIRING)

BTAS

UAV Hardware Engineer

Dayton, OH

$115.10K - $151.90K/yr

Top Secret / SCI POSITION TYPE/STANDARD WORK HOURS: Full Time, 40 hours, On-site THE OPPORTUNITY ... Support embedded systems development utilizing STM32, NVIDIA Jetson, Raspberry Pi, FPGA platforms ...

Bedrock Robotics

Hardware Engineer

San Francisco, CA · On-site

$145.50K - $192K/yr

... hardware engineer to help define system architecture, test and integrate modules into the system ... High performance embedded compute, in particular Nvidia Jetson lineup * High and low speed ...

Nvidia

OR

$63.50 - $87/hr

Collaborate with NVIDIA Cloud Partners to create, implement, and deliver on NVIDIA's innovative hardware and software solutions. * Partner with SAs, Account Managers, Engineering, Product, and ...

Nvidia

AI Hardware Architect

Santa Clara, CA

NVIDIA is hiring an AI Hardware Architect to analyze andarchitectthe next generation of Artificial ... Nvidia solutions. * Guide customers and firmware engineers to extract the most performance from ...

Nvidia

Senior Hardware Systems Engineer

Santa Clara, CA

$129.80K - $173.20K/yr

We are looking to hire a Hardware Systems Engineer who will work in the test solutions group at ... NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ...

Nvidia

AI Hardware Architect

Austin, TX · On-site

NVIDIA is hiring an AI Hardware Architect to analyze andarchitectthe next generation of Artificial ... Nvidia solutions. * Guide customers and firmware engineers to extract the most performance from ...

Nvidia

Hardware Validation Engineer

Santa Clara, CA · Hybrid

$145K - $191.40K/yr

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 ... a versatile engineer to be part of a Silicon Hardware team. You will partner with silicon ...

next page

Showing results 1-20

People also search for

All JobsNvidia Hardware Engineer JobsFull Time Nvidia Hardware Engineer Jobs

Full Time Nvidia Hardware Engineer information

See salary details

$51K

$146.2K

$196.5K

How much do full time nvidia hardware engineer jobs pay per year?

As of May 29, 2026, the average yearly pay for full time nvidia hardware engineer in the United States is $146,230.00, according to ZipRecruiter salary data. Most workers in this role earn between $123,500.00 and $163,000.00 per year, depending on experience, location, and employer.

What is the difference between Full Time Nvidia Hardware Engineer vs Nvidia Hardware Technician?

AspectFull Time Nvidia Hardware EngineerNvidia Hardware Technician
Required CredentialsBachelor's or higher in Electrical Engineering, Computer Engineering, or related fieldTechnical diploma or associate degree in electronics or related field
Work EnvironmentDesign labs, R&D centers, collaborative engineering teamsManufacturing floors, testing labs, maintenance settings
Employer & Industry UsageDesigning and developing new hardware products for NvidiaMaintaining, troubleshooting, and repairing Nvidia hardware products

Full Time Nvidia Hardware Engineers focus on designing and developing new hardware components, requiring advanced degrees and working in R&D environments. Nvidia Hardware Technicians handle maintenance and repairs, often with technical diplomas, working in manufacturing or testing settings. Both roles are essential in Nvidia's hardware lifecycle but differ in responsibilities and qualifications.

What cities are hiring for Full Time Nvidia Hardware Engineer jobs? Cities with the most Full Time Nvidia Hardware Engineer job openings:
What are the most commonly searched types of Nvidia Hardware Engineer jobs? The most popular types of Nvidia Hardware Engineer jobs are:
What states have the most Full Time Nvidia Hardware Engineer jobs? States with the most job openings for Full Time Nvidia Hardware Engineer jobs include:
Full Time Nvidia Hardware Engineer jobs near you

Founding Hardware Engineer

Brahma Consulting Group

San Francisco, CA • On-site

Full-time

Posted 24 days ago

Job description

We’re looking for hardware engineers with hands-on experience in chip design workflows—ideally those who have contributed to real-world tapeouts at companies like Apple, NVIDIA, Etched, or leading EDA vendors such as Synopsys or Cadence. Candidates with exposure to AI-for-chip-design initiatives or a strong understanding of modern ML workflows will stand out.


Responsibilities

  • Drive direction and technical leadership across our multi-agent platform and domain-specific hardware knowledge base.
  • Bring a deep understanding of chip design workflows and help shape product roadmap with real-world context.
  • Integrate seamlessly into customer pipelines across RTL, PD, and architectural stages.
  • Track evolving trends in both semiconductor design and AI-assisted design automation.
  • Create internal benchmarks and datasets to rigorously evaluate system performance across RTL, PD, and architectural use cases.


Qualifications

  • Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related discipline (interns may be considered for their flair).
  • Hands-on experience in a semiconductor or EDA environment (e.g., NVIDIA, AMD, Intel, Synopsys, Cadence), 1+ years of full-time experience required, 3+ years preferred.
  • Proficiency in scripting (Python, Bash) and experience with automation or tooling for design verification or integration.


SPECIALTY: DI (Design Integration, RTL, Architecture)

  • Proven track record of developing architectures and RTL for hardware blocks or IP.
  • Experience with SystemVerilog, Verilog & SoC design methodologies.


SPECIALTY: PD (Physical Design)

  • Part of leading edge tapeouts (7nm or smaller). Worked on at least one of synthesis, floor planning, place-and-route, physical verification, and timing.
  • Familiar with one of Genus, Innovus, Tempus, Mentor Calibre, Synopsys IC Compiler, or other relevant EDA CAD tool (and associated TCL).


Preferred Experience

  • Experience on AI-for-chip-design initiatives (e.g., at Synopsys, NVIDIA, GoogleDeepMind).
  • Understanding of DFT, power optimization techniques, or low-power design flows.
  • Experience on an IP development team, developing PCIe, PHY, LPDOR, MemoryControllers, NoC, CPU subsystems, or similar.