ZipRecruiter

Log In

1

From Home Digital Verification Engineer Jobs (NOW HIRING)

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75K - $156K/yr

From military defense and space exploration to biomedical engineering, lives often depend on the ... Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification ...

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75K - $156K/yr

From military defense and space exploration to biomedical engineering, lives often depend on the ... Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification ...

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75 - $156/hr

From military defense and space exploration to biomedical engineering, lives often depend on the ... Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification ...

previous pagenext page

Showing results 21-40

All Jobsremote JobsFrom Home Digital Verification Engineer Jobs

From Home Digital Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do from home digital verification engineer jobs pay per year?

As of Aug 22, 2026, the average yearly pay for from home digital verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What cities are hiring for From Home Digital Verification Engineer jobs?

Cities with the most From Home Digital Verification Engineer job openings:

What are the most commonly searched types of Digital Verification Engineer jobs?

The most popular types of Digital Verification Engineer jobs are:

What states have the most From Home Digital Verification Engineer jobs?

States with the most job openings for From Home Digital Verification Engineer jobs include:

From Home Digital Verification Engineer jobs near you
Infographic showing various From Home Digital Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 2% As Needed, 72% Full Time, 22% Part Time, and 4% Contract. Highlights an 80% Physical, 1% Hybrid, and 19% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Principal Digital Verification Engineer

Ciena Corporation

New York, NY • On-site

$147K - $234K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 15 days ago

Job description

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We're a technology company that leads with our humanity-driving our business priorities alongside meaningful social, community, and societal impact.
How You Will Contribute:
The Wavelogic family of products is widely used in Ciena's optical fiber transmission solutions and is one of the main contributors to Ciena's success in the telecommunications industry. To further strengthen our team, we are looking for an expert digital verification engineer who will be involved in the verification of these products, working within a team of digital design engineers, verification engineers and architects, in our Rochester NY office.
Your role as an expert digital verification engineer will be to propose and implement innovative verification strategies, in order to thoroughly simulate and validate functional blocks, cores, and subsystems for the Wavelogic family of products. Following are examples of responsibilities in this role, however the role is not necessarily limited to this list and can vary from project to project:
  • You will be expected to quickly understand the architecture and functional requirements of the project in order to effectively communicate and collaborate with systems engineers and architects.
  • You will be responsible for the complete and detailed validation of entire subsystems by using an appropriate combination of simulation, formal and coverage methods.
  • You will be responsible for creating, reviewing and optimizing simulation environment components, test case scenarios as well as functional coverage and formal verification test plans.
  • You will be expected, if/when appropriate, to lead focused groups of individuals or mentor individuals and manage their priorities towards reaching a specific set of objectives
  • You will be accountable for estimating schedules, and once approved track them towards timely completion, while providing clear and precise status updates at regular intervals
  • Possibility of reporting directly to the Senior Manager as an ASIC Verification Prime
    • As an ASIC verification Prime, you would be responsible for all aspects of the verification of the digital portion of the Serdes as well as working with partner teams to ensure overall Serdes coverage.
    • You would also be responsible for participating in architectural and design reviews to proactively advise on verification impacts and improvements for schedule and or coverage.

The Must Haves:
  • Minimum Bachelor's degree in Electrical or Computer Engineering, Computer Science or other applicable scientific degree coupled with expert level experience in the use of System Verilog, UVM, SVA, and simulators from major vendors.
  • Proven ability in determining appropriate and comprehensive digital verification and coverage strategies
  • Highly motivated self-starter, able to work independently, while being a great teammate
  • Ability to methodically address (debug) sophisticated technical problems.
  • Excellent organization, written and oral English communication skills.

Assets:
  • Experience with
    • Formal verification methods
    • DSP and/or Forward Error Correction
    • Using Jira for bug tracking and GIT for source code management and revision tracking
  • Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++.

The annual salary range for this position is $147,100 - $234,900.
Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.
Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Apply