1

Freelance Design Verification Engineer Jobs (NOW HIRING)

Design Verification Engineer

San Diego, CA ยท On-site

$144K - $176K/yr

Design Verification Engineer Job Type : Full time Location : San Diego And Bay Area : Strong verification skills: test planning, problem solving, debug, adversarial testing. Multimedia Camera Image ...

Senior Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

Senior Design Verification Engineer ID: 1064 Location: Austin, TX More about this job > Description Senior Design Verification Engineer Looking for new challenges? Would you like the variety of a ...

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Design Verification Engineer

Palo Alto, CA ยท On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Design Verification Engineer

Sunnyvale, CA ยท On-site

$161K - $197K/yr

Title - Design Verification Engineer -Performance Modelling Location - Sunnyvale CA, Austin TX or Remote Key Responsibilities * Develop, maintain, and enhance STL (Scenario/Test List) generation ...

New

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Design Verification Engineer

Austin, TX ยท On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Sr Design Verification Engineer

Lebanon, IN ยท On-site

$130K - $159K/yr

Job Title: Sr. Design Verification Engineer Location: Remote Onsite Requirement: Approximately 1 week per month onsite at the project location in Lebanon, IN Duration: Longterm Job Summary The Sr. ...

Design Verification Engineer

Austin, TX ยท On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Design Verification Engineer

Palo Alto, CA ยท On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to ...

Senior Design Verification Engineer

San Diego, CA ยท On-site

$144K - $176K/yr

Design Verification Engineer Duration: Full time or Contract Location: Bay Area, CA About Us: We are representing Sivaltech, A design services company headquartered in Milpitas, CA. We provide ...

Design Verification Engineer

Plano, TX ยท On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...

Design Verification Engineer

Irvine, CA

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Description As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next-generation cellular systems.

Design Verification Engineer

Irvine, CA ยท On-site

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

next page

Showing results 1-20

Freelance Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do freelance design verification engineer jobs pay per year?

As of Jul 9, 2026, the average yearly pay for freelance design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is the difference between Freelance Design Verification Engineer vs Freelance Hardware Test Engineer?

AspectFreelance Design Verification Engineer

Freelance Design Verification Engineers focus on verifying that hardware designs meet specifications through simulation and testing, often working on FPGA, ASIC, or semiconductor projects. They typically hold certifications in digital design and verification tools, and work in industries like semiconductor, electronics, and tech startups. Freelance Hardware Test Engineers, on the other hand, primarily perform physical testing of hardware prototypes and products, focusing on functional and reliability testing in manufacturing environments. While both roles require technical expertise, verification engineers emphasize simulation and design validation, whereas test engineers focus on real-world hardware testing.

More about Freelance Design Verification Engineer jobs
What cities are hiring for Freelance Design Verification Engineer jobs? Cities with the most Freelance Design Verification Engineer job openings:
What are the most commonly searched types of Design Verification Engineer jobs? The most popular types of Design Verification Engineer jobs are:
What states have the most Freelance Design Verification Engineer jobs? States with the most job openings for Freelance Design Verification Engineer jobs include:
What job categories do people searching Freelance Design Verification Engineer jobs look for? The top searched job categories for Freelance Design Verification Engineer jobs are:
Infographic showing various Freelance Design Verification Engineer job openings in the United States as of July 2026, with employment types broken down into 89% Full Time, 8% Part Time, and 3% Contract. Highlights an 87% Physical, 3% Hybrid, and 10% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

Design Verification Engineer

Mirafra Technology

San Diego, CA โ€ข On-site

$144K - $176K/yr

Full-time

Re-posted 28 days ago


Job description

Company Description

Mirafra is a global product engineering services company with expertise in semiconductor design, embedded and application software.

Job Description

Job Title : Design Verification Engineer

Job Type : Full time

Location : San Diego And Bay Area

Job Description :
Strong verification skills: test planning, problem solving, debug,
adversarial testing. Multimedia Camera Image processing, Video or graphics
hardware experience is preferred.
Strong working knowledge of HVLs: System Verilog, VERA/e-Specman, System C.
Experience with methodologies like RVM/VMM/OVM/UVM. RTL design experience
and/or very strong OOPs programming experience is also a plus.
Good written and oral communications skills required.
Experience with simulation acceleration tool like Veloce/Palladium is a plus.
Skill required:
CPU, (MC: middle core, ARM architecture)
Decent knowledge of assertions.
SV and decent UVM knowledge
Code coverage.
Verilog or VHDL, C/C++, Tcl/Perl/shell-scripting.

Additional Information

All your information will be kept confidential according to EEO guidelines.