UIUC Research Park Intern - FPGA Design
$25 - $40/hr
Medical
Retirement
PTO
We are seeking a motivated FPGA Design Engineering intern to join our Hardware-in-the-Loop (HIL ... RTL Development: Write robust custom RTL modules in SystemVerilog, Verilog, or VHDL to manage high ...
New
