ZipRecruiter

Log In

1

Freelance Analog Layout Design Engineer Jobs (NOW HIRING)

Apple

Analog Layout Engineer

Austin, TX

$157K - $280K/yr

As an Analog Layout engineer, you'll play a crucial role in translating design concepts into silicon, collaborating closely with circuit designers, and leveraging advanced tools. Your work will ...

Broadcom Inc.

Analog Layout Designer

Irvine, CA · On-site

$108 - $172.80/hr

Candidate should work independently on block level and IP level Analog layout design, coordinating with the circuit designer & the layout team. * Candidate should have minimum 8+ years of hands-on ...

United Airlines

Analog Layout Engineer

Santa Clara, CA · On-site

$237K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

United Airlines

Analog Layout Engineer

San Francisco, CA · On-site

$238K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

Apple

Analog Layout Automation Engineer

San Diego, CA · On-site

$214K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

San Diego, CA · On-site

$214K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

Cupertino, CA · On-site

$249K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

Apple

Analog Layout Automation Engineer

Cupertino, CA · On-site

$249K/yr

Description As an Analog Layout Automation Engineer, you'll convert design concepts into silicon by collaborating with circuit designers and using advanced, including AI-powered, CAD tools to create ...

MACOM

Analog Layout Designer

Newport Beach, CA · On-site

$60 - $96/hr

In this role layout engineer with closely work with analog design team to layout and verify custom analog/mixed-signal IPs * Lead full-custom IC layout design and verification, including chip ...

New

Cirrus Logic

Layout Design Engineer

Austin, TX · On-site

The Role In this role, you will work closely with design engineering to complete the layout and ... Design analog & mixed-signal layouts * Understand device matching techniques * Understand signal ...

previous page

Showing results 41-60

All Jobsfreelance JobsTechnology JobsTelecommunications JobsTelecommunications Engineer JobsFreelance Analog Layout Design Engineer Jobs

Freelance Analog Layout Design Engineer information

See salary details

$77K

$186.2K

$203K

How much do freelance analog layout design engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for freelance analog layout design engineer in the United States is $186,238.00, according to ZipRecruiter salary data. Most workers in this role earn between $202,000.00 and $202,000.00 per year, depending on experience, location, and employer.

What does a freelance analog layout design engineer do?

A Freelance Analog Layout Design Engineer specializes in designing the physical layout of analog integrated circuits (ICs) using electronic design automation (EDA) tools. They convert circuit schematics into precise mask layouts that are used in semiconductor manufacturing, ensuring optimal performance, minimal noise, and adherence to design rules. Freelancers in this role often collaborate with circuit designers, verify layouts through DRC/LVS checks, and may work on projects in industries like consumer electronics, automotive, or telecommunications.

What are the key skills and qualifications needed to thrive as a freelance analog layout design engineer?

To thrive as a Freelance Analog Layout Design Engineer, you need expertise in analog/mixed-signal circuit layout, semiconductor process knowledge, and typically a degree in electrical engineering or a related field. Familiarity with industry-standard EDA tools like Cadence Virtuoso and adherence to foundry design rules are essential, along with experience in DRC/LVS verification. Attention to detail, problem-solving abilities, and effective communication with clients and design teams are vital soft skills. These competencies ensure the creation of reliable, manufacturable layouts that meet tight specifications and project deadlines.

What are some typical challenges faced by freelance analog layout design engineers, and how can they be addressed?

Freelance Analog Layout Design Engineers often encounter challenges such as managing tight project deadlines, ensuring design accuracy for high-performance analog circuits, and coordinating effectively with remote clients or teams. Balancing multiple projects and keeping up with evolving design tools can also be demanding. To address these challenges, strong communication skills, disciplined time management, and continuous learning of industry-standard tools and processes are essential. Building a reliable workflow and maintaining clear documentation also help facilitate smooth collaboration with circuit designers and verification engineers.

Are freelance analog layout design engineers in demand?

Freelance analog layout design engineers are in steady demand due to the ongoing need for custom integrated circuits in electronics, especially in industries like telecommunications, automotive, and consumer electronics. Success in this field often requires strong skills in EDA tools and a solid understanding of analog circuit design, with many opportunities available for remote and contract work.
More about Freelance Analog Layout Design Engineer jobs

What cities are hiring for Freelance Analog Layout Design Engineer jobs?

Cities with the most Freelance Analog Layout Design Engineer job openings:

What are the most commonly searched types of Analog Layout Design Engineer jobs?

The most popular types of Analog Layout Design Engineer jobs are:

What states have the most Freelance Analog Layout Design Engineer jobs?

States with the most job openings for Freelance Analog Layout Design Engineer jobs include:

What job categories do people searching Freelance Analog Layout Design Engineer jobs look for?

The top searched job categories for Freelance Analog Layout Design Engineer jobs are:

Freelance Analog Layout Design Engineer jobs near you
Infographic showing various Freelance Analog Layout Design Engineer job openings in the United States as of August 2026, with employment types broken down into 33% Full Time, and 67% Contract. Highlights an 67% In-person, and 33% Remote job distribution, with an average salary of $186,238 per year, or $89.5 per hour.

Sr. Engineer, Layout Design

SiTime Corporation

Santa Clara, CA • On-site

$124K - $171K/yr

Full-time

Medical, Dental, Vision, Life, Retirement

This job post has expired 1 day ago. Applications are no longer accepted.

Job description

About SiTime


SiTime is the Precision Timing company. 


Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.


Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.


Job Summary

 

The Senior Layout Design Engineer will lead top-chip, block-level and perform custom Analog Layout Design for CMOS and BiCMOS circuits. This role includes reviewing and coordinating work performed by offshore layout designers, training junior layout engineers and offshore contractors, contributing to the development of standard layout methodologies across sites, and helping establish processes and procedures that ensure high-quality layout design

 

Responsibilities:

  • Collaborate remotely with local and global design and layout teams across multiple design centers and time zones
  • Lead and perform custom analog layout design at the chip and functional block, block, sub-block, leaf cell, and standard cell levels for CMOS and BiCMOS circuits
  • Execute schematic-driven layout design while adhering to design constraints
  • Create area-efficient functional block layouts that meet circuit design requirements
  • Develop top-chip and block-level floor plans, power distribution networks, shielding structures, and device-matching layouts
  • Verify layouts and ensure successful DRC, LVS, and ERC signoff
  • Perform chip-level routing and other layout-related activities
  • Own chip-chip integration, verification, and tape-out activities
  • Provide support for additional projects as required by management
  • Train and mentor junior layout engineers and offshore layout contractors
  • Contribute to the development of common best practices and workflows across all sites
  • Help establish and improve processes and procedures to achieve high layout quality

Qualifications & Requirements:

  • BA/BS degree in Layout Design or a related field, or equivalent experience
  • 15+ years of experience in layout design for analog and full-custom digital blocks
  • Experience with TSMC 180nm, 65nm, 22nm process technologies
  • Proficiency with layout editing tools in the Cadence Virtuoso design environment
  • Solid working knowledge of DRC, LVS, and ERC debugging using Cadence PVS or Mentor Calibre
  • Understanding of layout concepts, including parasitics, matching, crosstalk, layout-dependent effects, latch-up, IR drop, electromigration (EM), and deep N-well and NTN isolation
  • Strong ability to solve device matching, electromigration, signal integrity, and power distribution challenges while meeting area constraints
  • Experience with chip-level floorplanning and analog block integration
  • Experience with chip-level integration, verification, and tape-out
  • Ability to use productivity-enhancing tools and design scripts to automate and improve workflow efficiency
  • Must be able to lift, push, and pull up to 5 lbs

Desired Characteristics & Attributes:

  • Strong attention to detail; organized, accurate, and able to develop efficient layout techniques
  • Proven track record of delivering work on time
  • Self-motivated team player with strong communication skills
  • Ability to work effectively in a fast-paced, collaborative team environment

 

Compensation Range:

 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. 


The annual base salary range for this role is $124,920.00  - $171,770.00.  The final offer is determined by factors such as location, experience, education and training. 


In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.


Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.


SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique. 

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube

#LI-SITIME

#LI-ONSITE