ZipRecruiter

Log In

1

Asic Verification Engineer Jobs in Dallas, TX (NOW HIRING)

Purple Hires Inc

ASIC DFT Engineer

Plano, TX · Remote

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ...

Purple Hires Inc

ASIC Engineer - Remote

Plano, TX · Remote

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.

Purple Hires Inc

Lead ASIC DFT Engineer

Plano, TX · Remote

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.

Purple Hires Inc

Design Verification Engineer

Plano, TX · On-site

$130K - $158K/yr

and other details - We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...

IC Enable

AMS Verification Engineer

Richardson, TX · On-site +1

$122K/yr

IC Enable is seeking an experienced AMS Verification Engineer to support advanced analog/mixed ... We specialize in advanced technology development, full-custom ASIC/SoC design, and electronics ...

IC Enable

RTL Design/AMS Verification Engineer

Richardson, TX · On-site +1

$122K - $149K/yr

We specialize in advanced technology development, full-custom ASIC/SoC design, and electronics ... We are seeking an experienced RTL Design / AMS Verification Engineer to support digital and mixed ...

Raytheon Technologies

Principal FPGA Engineer

Mckinney, TX · On-site

$129K - $157K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (System Verilog coding ... One or more advanced degrees in Electrical Engineering or a related Science, Technology ...

Raytheon

Principal FPGA Engineer

Mckinney, TX

$129K - $157K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (System Verilog coding ... One or more advanced degrees in Electrical Engineering or a related Science, Technology ...

Raytheon

FPGA Engineer II

Plano, TX

$124K - $159K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

In this role as an FPGA Engineer II , you will be supporting a development program within the ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)

Raytheon Technologies

FPGA Engineer II

Plano, TX · On-site

$117K - $162K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

In this role as an FPGA Engineer II , you will be supporting a development program within the ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)

RTX

Principal FPGA Engineer with Security Clearance

Mckinney, TX · On-site

$129K - $157K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (System Verilog coding ... One or more advanced degrees in Electrical Engineering or a related Science, Technology ...

Raytheon

Senior Principal Firmware Engineering Lead

Mckinney, TX · On-site

$110K - $146K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

We are currently seeking a Senior Principal Firmware Engineer Lead to join our team. The position ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (System Verilog coding)

RTX

FPGA Engineer II with Security Clearance

Plano, TX · On-site

$118K - $163K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

In this role as an FPGA Engineer II , you will be supporting a development program within the ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)

next page

Showing results 1-20

All JobsAsic Verification Engineer JobsAsic Verification Engineer Jobs in Dallas, TX

Asic Verification Engineer information

See Dallas, TX salary details

$87.1K

$154.4K

$204.8K

How much do asic verification engineer jobs pay per year?

As of Aug 19, 2026, the average yearly pay for asic verification engineer in Dallas, TX is $154,396.00, according to ZipRecruiter salary data. Most workers in this role earn between $134,500.00 and $173,600.00 per year, depending on experience, location, and employer.

What is an ASIC Verification Engineer?

An ASIC Verification Engineer is a professional who specializes in testing and validating the design of Application-Specific Integrated Circuits (ASICs) to ensure they function correctly according to specifications. They develop testbenches, write test cases, and use simulation tools to detect and debug design errors before the chip is manufactured. Their work is critical in preventing costly mistakes and ensuring the final product meets performance and reliability standards. ASIC Verification Engineers often collaborate closely with design engineers to understand requirements and resolve issues.

What is an ASIC Verification Engineer?

An ASIC verification engineer works with system designers and architects to test performance and validate hardware components and systems. You plan and develop a verification environment while coordinating with developers and architects throughout the design process. Your duties involve working closely with these other teams during the design process. Your responsibilities may include using computer hardware languages such as Verilog. In this career, you work on hardware design and use algorithms, data structure analysis, and other advanced design techniques.

What are the key skills and qualifications needed to thrive as an ASIC Verification Engineer, and why are they important?

To thrive as an ASIC Verification Engineer, you need a solid background in digital design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering or a related field. Familiarity with tools and languages like SystemVerilog, UVM, simulation environments, and waveform viewers is essential, and certifications in verification or design may be beneficial. Strong analytical thinking, attention to detail, and effective communication are crucial soft skills for debugging complex designs and collaborating with design teams. These skills and qualities are vital to ensure that ASIC designs are thoroughly tested, compliant with specifications, and delivered with high quality and reliability.

What are some common challenges faced by ASIC Verification Engineers during the verification process?

ASIC Verification Engineers often encounter challenges such as dealing with complex designs, debugging intricate issues, and ensuring thorough coverage of all design specifications. Coordinating with design and RTL teams to clarify requirements and resolve discrepancies is a frequent part of the job. Additionally, managing tight project timelines while maintaining high verification quality requires effective time management and strong communication skills. Continuous learning is also important, as verification methodologies and tools evolve rapidly in this field.

What is the difference between Asic Verification Engineer vs Digital Design Engineer?

AspectAsic Verification EngineerDigital Design Engineer
Primary FocusVerifying ASIC designs for correctness and functionalityDesigning digital circuits and architectures
Skills & CertificationsHardware description languages (HDL), verification tools, scriptingHDL, digital logic, circuit design
Work EnvironmentVerification labs, simulation environmentsDesign teams, CAD tools, prototyping labs
Industry UsageSemiconductor, electronics manufacturingSemiconductor, consumer electronics, computing

While both roles require expertise in HDL and semiconductor industry experience, Asic Verification Engineers focus on testing and validating ASIC designs, ensuring they meet specifications. Digital Design Engineers primarily create and develop digital circuits. Both roles are essential in the chip development process but differ in their core responsibilities and daily tasks.

More about Asic Verification Engineer jobs

What are the most commonly searched types of Asic Verification Engineer jobs in Dallas, TX?

The most popular types of Asic Verification Engineer jobs in Dallas, TX are:

What are popular job titles related to Asic Verification Engineer jobs in Dallas, TX?

For Asic Verification Engineer jobs in Dallas, TX, the most frequently searched job titles are:

What job categories do people searching Asic Verification Engineer jobs in Dallas, TX look for?

The top searched job categories for Asic Verification Engineer jobs in Dallas, TX are:

Asic Verification Engineer jobs near you
Infographic showing various Asic Verification Engineer job openings in Dallas, TX as of August 2026, with employment types broken down into 92% Full Time, 4% Part Time, and 4% Contract. Highlights an 87% Physical, 5% Hybrid, and 8% Remote job distribution, with an average salary of $154,396 per year, or $74.2 per hour.

ASIC DFT Engineer

Purple Hires Inc

Plano, TX • Remote

Contractor

Re-posted 24 days ago

Job description

Role: Lead ASIC DFT Engineer
Location: Remote, (Onsite)
Duration: Contract
Year of Exp: 8+ yrs to 15 yrs.
Job Description:
We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues. The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.
Key Responsibilities:
  • Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
  • Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
  • Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
  • Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
  • Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
  • Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
  • Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
  • Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
  • Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
  • Act as a technical escalation point for advanced DFT and post-silicon debug issues.
  • Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
  • Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.
Required Skills & Qualifications:
  • Strong hands-on experience in ASIC DFT with end-to-end ownership.
  • Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
  • Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
  • Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Experience with MBIST implementation and verification; SMS experience preferred.
  • Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
  • Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
  • Proven post-silicon debug and silicon bring-up experience.
  • Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
  • Strong communication skills and the ability to work independently with minimal ramp-up.
Preferred Experience:
  • MBIST post-silicon validation.
  • ATPG simulations and fault coverage debug.
  • DFT RTL, DFD, DFT verification, and IP-level DFT integration.
  • DFT SDC creation and DFT timing closure support.
  • Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
  • TCL/PERL scripting for DFT automation, reporting, and debug.
  • Experience working across multiple ASIC technology nodes and complex product development cycles.
  • Familiarity with yield learning, diagnosis, and manufacturing test optimization.