1

Asic Design Verification Engineer Internship Jobs in Arizona

Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp ... Knowledge of the CMOS ASIC design flow. Job Type:Experienced Hire Shift:Shift 1 (United States of ...

FPGA Engineer

Tucson, AZ · On-site

$122K - $157K/yr

FPGA Engineer Develop FPGA designs including: Xilinx, Altera,and Microsemi. Designs are implemented ... design (VHDL coding) or FPGA/ASIC verification (SystemVerilog coding with UVM) • Xilinx or ...

Showing results 41-60

Asic Design Verification Engineer Internship information

What does an ASIC design verification engineer intern do?

An ASIC Design Verification Engineer Intern assists with testing and validating the functionality of Application-Specific Integrated Circuits (ASICs) during the hardware development process. Their responsibilities typically include writing test benches, developing verification environments, running simulations, and identifying bugs or design flaws before fabrication. Interns often use hardware description languages like Verilog or VHDL and verification methodologies such as UVM. This role is essential to ensure that the final ASIC design meets the required specifications and functions correctly.

What are the key skills and qualifications needed to thrive as an ASIC design verification engineer intern?

To thrive as an ASIC Design Verification Engineer Intern, you typically need a solid background in digital logic design, hardware description languages (HDLs) like Verilog or VHDL, and coursework in computer engineering or electrical engineering. Familiarity with simulation tools (such as ModelSim or Synopsys VCS), scripting languages like Python or Perl, and version control systems is highly valued. Strong analytical thinking, problem-solving abilities, and effective teamwork skills set exceptional candidates apart. These competencies are crucial for ensuring the functionality, reliability, and timely delivery of complex integrated circuits.

What are some typical challenges faced during an ASIC design verification engineer internship, and how can interns effectively address them?

Interns in ASIC design verification often encounter challenges such as understanding complex hardware specifications, learning new verification tools and methodologies, and debugging intricate design issues. To overcome these, it's important to proactively seek guidance from senior engineers, utilize available documentation and training resources, and actively participate in team meetings. Building strong communication skills and staying organized with test plans and bug tracking can also make the workflow smoother and more manageable.

What is the difference between Asic Design Verification Engineer Internship vs Asic Design Engineer?

AspectAsic Design Verification Engineer InternshipAsic Design Engineer
CredentialsTypically pursuing or recent graduate in Electrical Engineering or Computer EngineeringBachelor's or Master's degree in Electrical Engineering or related field
Work EnvironmentInternship program, often in a corporate R&D or design teamFull-time professional role in ASIC design teams
ResponsibilitiesAssisting in verification testbenches, running simulations, learning verification toolsDesigning, implementing, and testing ASIC hardware components
DurationUsually 3-6 monthsFull-time ongoing role

The Asic Design Verification Engineer Internship is an entry-level, temporary position focused on assisting verification tasks, while the Asic Design Engineer role involves full responsibility for ASIC design and development. Internships provide hands-on experience, whereas full engineers lead projects and make design decisions.

What are popular job titles related to Asic Design Verification Engineer Internship jobs in Arizona? For Asic Design Verification Engineer Internship jobs in Arizona, the most frequently searched job titles are:
What job categories do people searching Asic Design Verification Engineer Internship jobs in Arizona look for? The top searched job categories for Asic Design Verification Engineer Internship jobs in Arizona are:
What cities in Arizona are hiring for Asic Design Verification Engineer Internship jobs? Cities in Arizona with the most Asic Design Verification Engineer Internship job openings:
Infographic showing various Asic Design Verification Engineer Internship job openings in Arizona as of August 2026, with employment types broken down into 94% Full Time, and 6% Contract. Highlights an 88% In-person, and 12% Hybrid job distribution.

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

General Dynamics Mission Systems, Inc

Scottsdale, AZ • On-site

$182K - $202K/yr

Full-time

Medical, Retirement

Re-posted 18 days ago


General Dynamics Mission Systems rating

7.9

Company rating: 7.9 out of 10

Based on 30 frontline employees who took The Breakroom Quiz

128th of 242 rated software companies


Job description

Basic Qualifications
Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 10 years of relevant experience; or Master's degree plus a minimum of 8 years of relevant experience.
Clearance Requirements:
Department of Defense TS/SCI security clearance is preferred at time of hire. Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.
Responsibilities for this Position
As a Senior Principal ASIC FPGA Engineer, on the Space Systems Engineering team in Scottsdale:
Duties and Tasks:
• Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments
• Determines architecture, system simulation and detailed design approach
• Defines module interfaces and all aspects of device design and simulation
• Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
• Creates test and simulation plans that establish functional criteria
• Verifies test results and analyzes performance
• May also review vendor capabilities, foundry technologies, device libraries and simulation tools
• May lead or have significant contributions to technical subcontract management for medium to large subcontracts that may include SOW development, proposal evaluation, source selection, technical
oversight, and subcontractor work product evaluation and acceptance
• Reviews vendor capability to support product development
• Applies an expert understanding of the organizationally defined processes throughout the lifecycle of the program or project
• Participates in the development, maintenance and improvement of the ASIC/FPGA organizational processes
• Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the development life cycle
• Leads the research and analysis of data, such as customer design proposal, specifications, and manuals to determine feasibility of design or application
• Selects components and equipment based on analysis of specifications and reliability
• May be a book boss on a medium proposal
• Establishes the overall ASIC/FPGA technical approach on large technical proposals
• May participate in multi-divisional or multi-company Integrated Product Team or working group
• May supervise or manage lower level employees
• Exercises considerable latitude in determining technical objectives of assignments
• Works on advanced applications that may result in new business for the company
Knowledge, Skills and Abilities:
• Demonstrated use and understanding of ASIC/FPGA engineering concepts, principles, and theories
• Frequently contributes to the development of innovative principles and ideas
• Demonstrated understanding of company policies and practices
• Demonstrated understanding of ASIC/FPGA engineering processes
• Demonstrated awareness of business objectives and Engineering's role in achieving
• Demonstrated proficiency in Microsoft Office applications
• Demonstrated written and verbal communications skills
• Ability to think creatively
• Ability to multi-task
• Demonstrated skill in communicating issues, impacts, and corrective actions
• Demonstrated ability to recognize and clearly report information relevant to sound engineering design
• Demonstrated understanding and ability to apply project leadership principles including SPI/CPI, Earned Value, Cost Account Management (CAM), and Statistical Process Controls
• Demonstrated ability to manage scope growth
• Frequent contact with all levels across the entire company
• Serves as consultant to management and customers on projects and applications
• May serve as company technical spokesperson
• Works under consultative direction on predetermined long-range objectives
• Assignments may be self-initiated
• Works on unusually complex problems and provides creative and innovative solutions
• May function in a Deputy Program Manager Engineering (DPME) role
• Identifies opportunities to apply AI for continuous improvement and innovation
Our Commitment to You:
  • An exciting career path with opportunities for continuous learning and development.
  • Research oriented work, alongside award winning teams developing practical solutions for our nation's security
  • Flexible schedules with every other Friday off work, if desired (9/80 schedule)
  • Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more
  • See more at gdmissionsystems.com/careers/why-work-for-us/benefits

Scottsdale Link:
While on-site, you will be a part of the Scottsdale, AZ location
#LI-Hybrid
#CJ1
Salary Note
This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.
Combined Salary Range
USD $182,139.00 - USD $202,060.00 /Yr.
Company Overview
General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!
Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

What General Dynamics Mission Systems employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom