Digital Layout Design Engineer
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$166K - $296K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$166K - $296K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$166K - $296K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$166K - $296K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
San Jose, CA · On-site
Perform post-layout Hspice simulation to characterize the designed circuit. * Assist with test ... Master's degree in Electrical Engineering/Computer Science. * 6 months experience as an ASIC Design ...
Quick apply
San Jose, CA · On-site
Perform post-layout Hspice simulation to characterize the designed circuit. * Assist with test ... Master's degree in Electrical Engineering/Computer Science. * 6 months experience as an ASIC Design ...
San Jose, CA · On-site
$145K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
San Jose, CA · On-site
$145K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
$137K - $250K/yr
... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...
Boxborough, MA · On-site
$126K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
Boxborough, MA · On-site
$126K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
Santa Clara, CA · On-site
$175K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on significant and unique issues where analysis of situations or data requires an evaluation of intangibles.
New
Santa Clara, CA · On-site
$175K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on significant and unique issues where analysis of situations or data requires an evaluation of intangibles.
New
Laurel, MD · On-site
$105 - $290/hr
We are seeking an experienced senior physical design ASIC design engineer, to help us advance the ... You will floorplan the top‑level layout of the digital and mixed‑signal ASICs * You will ...
Laurel, MD · On-site
$105 - $290/hr
We are seeking an experienced senior physical design ASIC design engineer, to help us advance the ... You will floorplan the top‑level layout of the digital and mixed‑signal ASICs * You will ...
Santa Clara, CA · On-site
$144.60 - $263.80/hr
Exceed engineering specifications and expectations. * Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. Minimum Qualifications
Santa Clara, CA · On-site
$144.60 - $263.80/hr
Exceed engineering specifications and expectations. * Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. Minimum Qualifications
Hillsboro, OR · On-site
$220K/yr
The Role and Impact Intel is seeking a passionate and skilled Analog Layout Design Engineer to join our diverse and inclusive team. As a critical contributor to our design ecosystem, you will drive ...
Hillsboro, OR · On-site
$220K/yr
The Role and Impact Intel is seeking a passionate and skilled Analog Layout Design Engineer to join our diverse and inclusive team. As a critical contributor to our design ecosystem, you will drive ...
We are seeking an experienced senior physical design ASIC design engineer, to help us advance the ... You will floorplan the top-level layout of the digital and mixed-signal ASICs * You will perform ...
We are seeking an experienced senior physical design ASIC design engineer, to help us advance the ... You will floorplan the top-level layout of the digital and mixed-signal ASICs * You will perform ...
Austin, TX · On-site
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
Austin, TX · On-site
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
San Jose, CA · On-site +1
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
San Jose, CA · On-site +1
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
San Jose, CA · On-site
$159K - $195K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
San Jose, CA · On-site
$159K - $195K/yr
Work with cross-functional teams including engineers to develop ASIC/layout design, working on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.
New
Warren, MI · On-site
$98.30 - $177.80/hr
Hardware Design Engineer - PCB layoutSkip to main content#Hardware Design Engineer - PCB layout page is loaded## Hardware Design Engineer - PCB layoutApplyremote type: Hybridlocations: Warren ...
Warren, MI · On-site
$98.30 - $177.80/hr
Hardware Design Engineer - PCB layoutSkip to main content#Hardware Design Engineer - PCB layout page is loaded## Hardware Design Engineer - PCB layoutApplyremote type: Hybridlocations: Warren ...
Troy, MI · On-site
As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...
Troy, MI · On-site
As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...
Work in an area of specialization to develop ASIC/layout design, working on problems where analysis ... Apply knowledge of engineering principles, best practices, and technologies to the design ...
New
Work in an area of specialization to develop ASIC/layout design, working on problems where analysis ... Apply knowledge of engineering principles, best practices, and technologies to the design ...
New
$45K - $57.8K
4% of jobs
$57.8K - $70.5K
2% of jobs
$70.5K - $83.3K
12% of jobs
$93.7K is the 25th percentile. Wages below this are outliers.
$83.3K - $96.1K
9% of jobs
$96.1K - $108.9K
11% of jobs
The median wage is $120.7K / yr.
$108.9K - $121.6K
14% of jobs
$121.6K - $134.4K
22% of jobs
$136.8K is the 75th percentile. Wages above this are outliers.
$134.4K - $147.2K
9% of jobs
$147.2K - $160K
9% of jobs
$160K - $172.7K
3% of jobs
$172.7K - $185.5K
6% of jobs
$45K
$120.8K
$185.5K
| Aspect | Asic Layout Design Engineer | Digital IC Design Engineer |
|---|---|---|
| Primary Focus | Physical layout and placement of ASIC components | Logical design and architecture of digital circuits |
| Skills Required | EDA tools, layout optimization, fabrication process knowledge | HDL coding, simulation, digital logic design |
| Work Environment | ASIC design teams, fabrication facilities | Design houses, semiconductor companies |
| Certifications | Typically none specific, but familiarity with industry standards | HDL certifications, digital design courses |
While both roles are integral to ASIC development, the Asic Layout Design Engineer focuses on the physical implementation of circuits, ensuring manufacturability and performance. In contrast, the Digital IC Design Engineer concentrates on the logical design and verification of digital circuits. Both roles require knowledge of digital design principles, but their daily tasks and skill sets differ significantly.
States with the most job openings for Asic Layout Design Engineer jobs include:
The top searched job categories for Asic Layout Design Engineer jobs are:

$137K - $250K/yr
Full-time
Medical, Dental, Retirement
Re-posted 25 days ago
8.0
Based on 677 frontline employees who took The Breakroom Quiz
7th of 30 rated technology retailers
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Computer and electronic product manufacturing
10,000+ Employees
Cupertino, CA, US
1976