2

Remote Semiconductor Design Jobs (NOW HIRING)

Design verification engineer

San Diego, CA ยท Remote

$139K - $169K/yr

Remote anywhere in the USA and Canada Duration: Full-time (REMOTE) VISA: ONLY USC AND GC We are ... Strong understanding of semiconductor design and verification methodologies * Experience with AMS ...

Design Verification Engineer

San Diego, CA ยท Remote

$139K - $169K/yr

Remote anywhere in the USA and Canada Duration: Full-time We are looking for humble geniuses, who ... Strong understanding of semiconductor design and verification methodologies * Experience with AMS ...

RTL Design Engineer

Richardson, TX ยท On-site +1

$122K/yr

The RTL Design Engineer will contribute to advanced semiconductor programs across application areas ... Richardson, TX (Hybrid, Remote considered based on experience and qualifications) What You'll Do:

Staff Analog Design Engineer

Chandler, AZ ยท On-site +1

$198K/yr

Company Description Renesas is an embedded semiconductor solution provider driven by its Purpose ... Our people-first culture and global support system, including the remote work option and Employee ...

Staff Analog Design Engineer

Chandler, AZ ยท On-site +1

$198K/yr

Company Description Renesas is an embedded semiconductor solution provider driven by its Purpose ... Our people-first culture and global support system, including the remote work option and Employee ...

This is a fully remote, part-time engagement requiring approximately 20-40 hours per week ... Graduate research or industry experience in semiconductor design, verification, or computer ...

Senior Mechanical Engineer

Phoenix, AZ ยท On-site +1

$128K - $169K/yr

At SSOE, we design systems that connect some of the world's most advanced semiconductor ... Remote or hybrid work arrangements for this role are not available. At SSOE, we don't just talk ...

Lead DFT Engineer

$200K - $250K/yr

... semiconductor design and AI systems. Lead DFT Engineer Developing silicon for edge-to-cloud ... and reliability in remote environments. As the Design for Test (DFT) Lead, you will be the ...

Lead DFT Engineer

$200K - $250K/yr

... semiconductor design and AI systems. Lead DFT Engineer Developing silicon for edge-to-cloud ... and reliability in remote environments. As the Design for Test (DFT) Lead, you will be the ...

Director of Sales (Semiconductor)

Seattle, WA ยท Remote

$150K - $250K/yr

Remote from Seattle, WA or San Francisco, CA Reporting To : Vice President of Sales Industry ... Managing price negotiations, demand creation, and design-in activities across multiple products

RTL Design/AMS Verification Engineer

Richardson, TX ยท On-site +1

$122K - $149K/yr

For more than 20 years, IC Enable has delivered world-class design IP, semiconductor products ... Remote Key Responsibilities * Develop, integrate, and verify Verilog RTL for digital and mixed ...

The annual pay range for this position in Canada is $97, 300 - $155, 300 CAD The annual pay range ... LI-Remote Pay ranges at Ciena are designed to accommodate variations in knowledge, skills ...

next page

Showing results 1-20

Remote Semiconductor Design information

See salary details

$70.5K

$134.6K

$195K

How much do remote semiconductor design jobs pay per year?

As of Sep 9, 2026, the average yearly pay for remote semiconductor design in the United States is $134,577.00, according to ZipRecruiter salary data. Most workers in this role earn between $107,500.00 and $157,500.00 per year, depending on experience, location, and employer.
More about Remote Semiconductor Design jobs

What cities are hiring for Remote Semiconductor Design jobs?

Cities with the most Remote Semiconductor Design job openings:

What are the most commonly searched types of Semiconductor Design jobs?

The most popular types of Semiconductor Design jobs are:

What states have the most Remote Semiconductor Design jobs?

States with the most job openings for Remote Semiconductor Design jobs include:

What job categories do people searching Remote Semiconductor Design jobs look for?

The top searched job categories for Remote Semiconductor Design jobs are:

Infographic showing various Remote Semiconductor Design job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 89% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $134,577 per year, or $64.7 per hour.

Principal Microelectronics Architect

Bloomington, IN โ€ข On-site, Remote

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 22 days ago


Job description

Principal Microelectronics Architect (SME)
Remote (U.S.) | Full-Time | Secret Clearance Required
Position: Principal Microelectronics Architect (SME)
Location: Remote (Periodic On-site Support as Needed)
Category: Hardware Engineering / Systems Architecture
Clearance Requirement: U.S. Citizenship Required; Active Secret Clearance
Education Requirement: Bachelor's Degree in Electrical Engineering, Computer Engineering, or related discipline (Master's or PhD preferred)
Experience Requirement: 10+ Years in Microelectronics Design, Semiconductor Development, or IP Architecture
Position Overview
We are seeking an experienced Principal Microelectronics Architect to serve as a Subject Matter Expert (SME) supporting a critical government-sponsored microelectronics modernization initiative. This role will provide technical leadership in the development of a secure, collaborative design environment focused on advancing semiconductor innovation, intellectual property reuse, and next-generation design workflows.
The selected candidate will work within a highly technical team responsible for defining architecture, standards, and governance models that support the development and integration of advanced microelectronics technologies. This position offers the opportunity to influence long-term strategy while working closely with government stakeholders, industry partners, and engineering teams across the semiconductor ecosystem.
The ideal candidate brings deep expertise in microelectronics design, silicon IP, system-on-chip (SoC) architecture, FPGA technologies, and semiconductor design workflows, along with the ability to communicate complex technical concepts to both technical and executive audiences.
Key Responsibilities
Strategic Technical Leadership
  • Serve as a trusted technical advisor supporting the development of secure, cloud-enabled microelectronics design environments.
  • Provide expertise in semiconductor design methodologies, silicon IP reuse, and design ecosystem modernization.
  • Guide architectural decisions that support long-term scalability, interoperability, and sustainability.
Intellectual Property Management & Governance
  • Develop and validate standards for managing reusable design IP repositories.
  • Establish best practices for secure integration and lifecycle management of commercial and government-developed IP assets.
  • Assess technical risks, licensing considerations, and long-term sustainability of IP portfolios.
  • Support governance strategies that promote efficient IP sharing and collaboration.
Design Flow & Technology Integration
  • Evaluate and optimize semiconductor design workflows across modern engineering environments.
  • Support the integration of foundry-qualified design flows and advanced packaging technologies.
  • Promote interoperability across multiple vendors, toolchains, and semiconductor platforms.
  • Identify opportunities to accelerate development timelines and improve engineering productivity.
Technical Assessments & Program Execution
  • Conduct technology evaluations and produce technical assessment reports.
  • Deliver recommendations related to design infrastructure, tool interoperability, and ecosystem scalability.
  • Support milestone reviews and provide technical briefings to program leadership and stakeholders.
  • Contribute to strategic roadmaps that support future program growth and modernization efforts.
Stakeholder Collaboration
  • Coordinate requirements and technical activities across government organizations, industry partners, research institutions, and engineering teams.
  • Facilitate collaboration among stakeholders focused on semiconductor design, fabrication, packaging, and testing.
  • Build consensus around standards, processes, and technical direction.
Required Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical discipline
  • 10+ years of experience in microelectronics design, semiconductor development, FPGA design, or System-on-Chip (SoC) architecture
  • Deep understanding of silicon IP development, integration, validation, and reuse methodologies
  • Experience evaluating and managing third-party intellectual property within complex hardware environments
  • Familiarity with industry-standard Electronic Design Automation (EDA) tools, including:
    • Cadence
    • Synopsys
    • Siemens EDA
  • Understanding of cloud-enabled design environments and collaborative engineering workflows
  • Strong knowledge of semiconductor design processes and technology development lifecycles
  • Exceptional technical writing, documentation, and presentation skills
  • Ability to communicate complex technical concepts to both engineering teams and executive leadership
  • U.S. Citizenship with the ability to obtain and maintain a Secret security clearance
Preferred Qualifications
  • Active Secret clearance or higher preferred
  • Experience supporting government-sponsored microelectronics programs
  • Familiarity with trusted semiconductor manufacturing and supply chain assurance initiatives
  • Experience with advanced packaging technologies and chiplet architectures
  • Knowledge of modern semiconductor fabrication processes and foundry ecosystems
  • Familiarity with radiation-hardened, high-reliability, or mission-critical electronics
  • Experience supporting collaborative research and development initiatives involving government, industry, and academia
  • Knowledge of leading semiconductor foundries and advanced process technologies
Benefits Overview
TAP Engineering offers a comprehensive and highly competitive benefits package designed to support your health, financial well-being, professional growth, and work-life balance.
  • Paid Time Off: 15-25 days of PTO annually based on tenure, plus 11 paid holidays with no use-it-or-lose-it policy.
  • Retirement Benefits: Up to a 15% employer contribution to your 401(k) through a combination of company match and profit-sharing.
  • Comprehensive Medical Coverage: Employer-paid medical insurance for employees, with optional enhanced plans and dependent coverage available.
  • Dental & Vision Insurance: Employer-paid dental and vision coverage with optional buy-up plans.
  • Tuition Reimbursement: Up to $36,000 annually for approved degree programs, certifications, and continuing education opportunities.
  • Wellness & Employee Support Programs: Employee Assistance Program (EAP), wellness incentives, virtual healthcare services, prescription savings programs, and travel assistance resources.
  • Additional Employee Perks: Access to employee discount programs and other company-sponsored benefits.
  • Performance-Based Recognition: Merit increases, performance bonuses, and employee referral bonuses designed to reward contributions and success.
Why Join Us?
This is a unique opportunity to help shape the future of microelectronics design and collaboration within a highly visible national-level initiative. You'll work alongside industry and government leaders, influence next-generation design environments, and contribute to the development of technologies that will impact critical systems for years to come.
The role begins with an initial six-month technical engagement focused on architecture definition, standards development, and technology assessments. Successful completion of Phase 1 is expected to lead to a five-year follow-on effort, providing the opportunity to serve as a technical lead for a major microelectronics modernization initiative and help shape its long-term architecture, standards, and implementation strategy.