ZipRecruiter

Log In

2

Remote Physical Verification Engineer Jobs in Minnesota

skywater

Layout Principal Designer

Minneapolis, MN · On-site +1

This engineer will be a significant contributor to a broad array of design projects supporting ... Lead physical verification and tape-in reviews Required Qualifications: * Expert in custom layout ...

skywater

CAD Engineer - Staff (PDK)

Minneapolis, MN · On-site +1

... given to remote location. The Electronic Design Automation (EDA) engineer will collaborate ... physical verification tools (DRC, ERC, LVS/PEX) and DFM tooling. • Experience in IC layout in ...

Leidos

Senior Substation Physical Engineer

Minneapolis, MN · On-site +1

$109K - $149K/yr

Remote Only: * Fully Remote! - Work from where you are! * Candidates must located in the Denver, CO ... Create and verify bills of materials for substation physical components, ensuring precision and ...

Leidos

Systems Engineer

Eagan, MN · Remote

... remote and high-dependency aviation environments. These efforts focus on delivering mission ... Experience supporting verification and validation activities in regulated environments

Leidos

Senior Systems Engineer

Eagan, MN · Remote

$106K - $145K/yr

... remote and high-dependency aviation environments. These efforts focus on delivering mission ... Experience supporting verification and validation activities in regulated environments

next page

Showing results 1-20

All JobsRemote Physical Verification Engineer JobsRemote Physical Verification Engineer Jobs in Minnesota

Remote Physical Verification Engineer information

How does a Remote Physical Verification Engineer typically collaborate with design and layout teams to resolve verification issues?

As a Remote Physical Verification Engineer, collaboration with design and layout teams is essential for resolving verification issues efficiently. Communication is often handled through video meetings, project management tools, and shared documentation platforms. You'll review error reports, discuss potential fixes, and provide guidance on design rule checks (DRC) and layout versus schematic (LVS) violations. Being proactive in documenting findings and maintaining clear channels with both on-site and remote colleagues helps ensure quick turnaround and high-quality tapeouts.

What is a Remote Physical Verification Engineer?

A Remote Physical Verification Engineer is a professional who specializes in checking the physical layout of integrated circuits (ICs) to ensure they meet design and manufacturing specifications. Working remotely, these engineers use specialized electronic design automation (EDA) tools to verify aspects such as design rule checks (DRC) and layout versus schematic (LVS) compliance. They collaborate with design teams to identify and resolve potential issues before fabrication, helping to prevent costly errors and delays. This role requires strong knowledge of semiconductor design, EDA software, and remote collaboration skills.

What are the key skills and qualifications needed to thrive as a Remote Physical Verification Engineer, and why are they important?

To thrive as a Remote Physical Verification Engineer, you need a strong background in electrical engineering, solid understanding of VLSI design, and hands-on experience with semiconductor physical verification processes. Expertise in using EDA tools like Cadence, Synopsys, or Mentor Graphics, and familiarity with DRC/LVS checks and scripting languages such as Python or TCL, are typically required. Exceptional problem-solving, attention to detail, and effective remote communication skills help you collaborate efficiently with distributed teams. These skills and qualities are crucial to ensuring chip designs meet all physical and manufacturing requirements, minimizing costly errors and delays.

What is the difference between Remote Physical Verification Engineer vs Physical Verification Engineer?

AspectRemote Physical Verification EngineerPhysical Verification Engineer
CredentialsTypically requires VLSI design, verification certifications, and familiarity with EDA toolsSimilar credentials, often with additional emphasis on physical design tools
Work EnvironmentPrimarily remote, collaborating via online toolsUsually onsite or hybrid, depending on company policy
Industry UsageUsed in semiconductor and chip design companies, especially in remote teamsCommon in semiconductor industry, both onsite and remote roles
Search & Comparison IntentOften searched by candidates looking for remote roles in physical verificationMore general, includes onsite roles

The Remote Physical Verification Engineer and Physical Verification Engineer roles share similar credentials and industry usage. The key difference lies in the work environment, with the remote role allowing work from anywhere, while the onsite role may require physical presence. Both positions are vital in semiconductor design, with remote options increasing flexibility for professionals in the field.

What are popular job titles related to Remote Physical Verification Engineer jobs in Minnesota? For Remote Physical Verification Engineer jobs in Minnesota, the most frequently searched job titles are:
What job categories do people searching Remote Physical Verification Engineer jobs in Minnesota look for? The top searched job categories for Remote Physical Verification Engineer jobs in Minnesota are:
What cities in Minnesota are hiring for Remote Physical Verification Engineer jobs? Cities in Minnesota with the most Remote Physical Verification Engineer job openings:
Remote Physical Verification Engineer jobs near you

Layout Principal Designer

skywater

Minneapolis, MN • On-site, Remote

Other

Posted 14 days ago

Job description

This SkyWater Layout Principal Designer will primarily lead custom layout and Electronic Design Automation (EDA) activities to provide testchip collateral for semiconductor integrated circuit (IC) technologies. This engineer will be a significant contributor to a broad array of design projects supporting modeling, reliability, and yield as part of Process Design Kit (PDK) development for advanced CMOS or quantum technologies.

The position is based at our HQ site in Bloomington, MN, with consideration available for remote work.

Major Areas of Accountability:

  • Layout of new structures for eTest, modeling, reliability, yield, and IP testchips as part of new technology development
  • Version control and management of large design libraries with multiple contributors
  • Introduction of both custom and automated designs for both new & derivative layout projects supporting highly diverse technology flows
  • Utilize SkyWater PDK’s and provide feedback to internal teams on issues, improvements, capabilities, etc.
  • Lead physical verification and tape-in reviews

Required Qualifications:

  • Expert in custom layout design using IC EDA tool-assisted design flow such as Cadence and Siemens EDA tool suites, (e.g. Calibre and Virtuoso)
  • Familiarity with layout automation using SKILL, Tcl, python or other scripting languages.
  • Knowledge and experience in developing and/or using physical verification tools (DRC, ERC, LVS/PEX) and DFM tooling. 
  • Experience in IP project and/or library management.
  • Familiarity with typical mixed-signal IC design.
  • Clear communicator, concise written report skills, and inventive problem solver
  • U.S. Person Required: This position requires compliance with the International Traffic in Arms Regulations (ITAR). All accepted applicants must be U.S. Persons.
  • ITAR defines a U.S. Person as U.S. citizen, U.S. Permanent Resident, Political Asylee, or Refugee.
  • 7 - 10 years of experience with AS in Electronic Design fields. 5-7 years of experience with BS in Electrical Engineering, Microelectronics or related fields.

Preferred Qualifications:

  • Background in PDK development in some or all of the following fields: CMOS, MEMS, photonics, and superconducting.
  • Familiarity with parasitic extraction tools such as Mentor Calibre xRC, Cadence Quantus, or Synopsys StarRC.
  • Experience in project management of IC design (architecture to GDS) & fabrication (tape-out to post-silicon validation and testing).
  • Experience with chemical-mechanical polishing (CMP) shape density filling techniques.
  • Experience with data preparation and/or OPC methodologies.

Apply