ZipRecruiter

Log In

2

Remote Asic Rtl Design Engineer Jobs in Cliffside Park, NJ

Ambrook

Design Engineer

New York, NY · On-site +1

$115K - $280K/yr

Sitting at the center of design and engineering, you work well across disciplines to get things ... Work-from-home/remote office stipend * Wellness stipend * Professional development stipend Our ...

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer Jobs in Cliffside Park, NJ

Remote Asic Rtl Design Engineer information

See Cliffside Park, NJ salary details

$98.5K

$157.5K

$211.8K

How much do remote asic rtl design engineer jobs pay per year?

As of Jul 31, 2026, the average yearly pay for remote asic rtl design engineer in Cliffside Park, NJ is $157,456.00, according to ZipRecruiter salary data. Most workers in this role earn between $137,900.00 and $188,700.00 per year, depending on experience, location, and employer.

What is a Remote ASIC RTL Design Engineer?

A Remote ASIC RTL Design Engineer is a professional who specializes in designing the Register Transfer Level (RTL) code for Application-Specific Integrated Circuits (ASICs) while working remotely. Their main responsibilities include creating and verifying digital circuit designs using hardware description languages such as Verilog or VHDL. These engineers collaborate with hardware teams to ensure functionality, performance, and power requirements are met, all while operating from a location outside of a traditional office setting. They often use remote collaboration tools and simulation software to review and validate designs before fabrication.

What are the key skills and qualifications needed to thrive as a Remote ASIC RTL Design Engineer, and why are they important?

To thrive as a Remote ASIC RTL Design Engineer, you need a solid background in digital design, computer engineering, and hardware description languages like Verilog or VHDL, often supported by a relevant degree. Proficiency with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, as well as experience with simulation, synthesis, and version control systems, is crucial. Strong problem-solving, self-motivation, and effective remote communication skills distinguish top performers in this role. These skills ensure accurate, efficient design cycles and effective collaboration across distributed teams, leading to successful chip delivery.

What is the difference between Remote Asic Rtl Design Engineer vs Remote Digital IC Design Engineer?

AspectRemote Asic Rtl Design EngineerRemote Digital IC Design Engineer
Primary FocusRegister Transfer Level (RTL) design for ASICsDigital integrated circuit design at the IC level
Skills & CertificationsHDL (Verilog/VHDL), EDA tools, verificationHDL, circuit simulation, verification, FPGA experience
Work EnvironmentASIC design teams, hardware developmentIC design teams, semiconductor industry
Industry UsageUsed in ASIC development for various applicationsUsed in digital IC manufacturing and prototyping

Both roles involve digital design and HDL skills, but the Remote Asic Rtl Design Engineer focuses on RTL coding for ASICs, while the Remote Digital IC Design Engineer covers broader digital IC design, including FPGA and chip-level work. They share similar credentials and work environments, often overlapping in semiconductor companies.

What are some common challenges faced by Remote ASIC RTL Design Engineers, and how can they be addressed?

Remote ASIC RTL Design Engineers often face challenges such as coordinating with distributed teams across different time zones and ensuring effective communication during complex design phases. To address these issues, it’s important to establish clear documentation practices, utilize collaboration tools like version control and video conferencing, and schedule regular check-ins with team members. Additionally, staying proactive in seeking feedback and clarifying design specifications helps ensure alignment and reduces misunderstandings. Building strong virtual relationships with verification and backend teams can also streamline the handoff process and overall project flow.
What job categories do people searching Remote Asic Rtl Design Engineer jobs in Cliffside Park, NJ look for? The top searched job categories for Remote Asic Rtl Design Engineer jobs in Cliffside Park, NJ are:
What cities near Cliffside Park, NJ are hiring for Remote Asic Rtl Design Engineer jobs? Cities near Cliffside Park, NJ with the most Remote Asic Rtl Design Engineer job openings:
Remote Asic Rtl Design Engineer jobs near you

Load Balancer Design Engineer - Remote

Apetan Consulting llc

Jersey City, NJ • Remote

$80 - $150/hr

Contractor

Re-posted 7 days ago

Job description

Job Description: Load Balancer Design Engineer – Remote

 

Load Balancer Design Engineer for a 1 year W2 contract (with possibility of extension) position that is remote. This role focuses on architecture, design, lifecycle management, and optimization of load balancing platforms including F5 and VMware AVI. The engineer will drive scalable, secure, and resilient solutions aligned with enterprise standards and business requirements.

 

Load Balancer Design Engineer job responsibilities include:

·        Manage end-to-end lifecycle of application delivery infrastructure including design, deployment, upgrades, and decommissioning

·        Design solutions based on industry best practices, engineering standards, and security principles

·        Develop High-Level Designs (HLDs), Low-Level Designs (LLDs), runbooks, and implementation plans

·        Architect application delivery including SSL offloading, DNS, persistence, traffic optimization, and security controls

·        Ensure security controls and compliance requirements are embedded into all designs

·        Perform QA validation and testing to ensure successful production deployment

·        Collaborate with global engineering, operations, and LOB teams for service transition and delivery

·        Drive service request fulfillment processes and improve operational efficiency

·        Reduce change incidents through peer reviews, standardized deployment, and governance

·        Lead lifecycle programs including patching, upgrades, vulnerability remediation, and EOL replacement

·        Provide metrics reporting and present insights to leadership

·        Troubleshoot complex load balancing, DNS, SSL, and network issues in production environments

 

 

Qualifications:

·        5–8+ years of experience in network engineering with strong focus on load balancing and application delivery

·        Hands-on expertise in F5 LTM and GTM

·        Experience with F5 APM and ASM modules

·        Exposure to VMware AVI (NSX Advanced Load Balancer)

·        Strong understanding of protocols including TCP/IP, HTTPS, BGP, DNS, and SSL/TLS

·        Deep knowledge of application switching, traffic management, persistence, and optimization

·        Experience with SSL offloading, certificate lifecycle, and PKI processes

·        Strong troubleshooting skills in large, complex environments

·        Experience working with APIs such as F5 iControl for automation and integration

·        Ability to design scalable, secure, and highly available infrastructures

·        Excellent communication and stakeholder management skills

·        Ability to interact with cross-functional teams and business stakeholders

·        Minimum 3 years F5 Load Balancing experience

·        Working knowledge of AVI Load Balancing (legacy platform)

·        Experience in a life cycle management technology refresh program.