ZipRecruiter

Log In

2

Remote Asic Rtl Design Engineer Jobs in Dayton, NJ

Ambrook

Design Engineer

New York, NY · On-site +1

$140K - $210K/yr

Sitting at the center of design and engineering, you work well across disciplines to get things ... Work-from-home/remote office stipend * Wellness stipend * Professional development stipend Our ...

Salas O'Brien

Security Systems Design Engineer

Monroe, NJ · On-site +1

$105K - $130K/yr

Security Systems Design Engineer At Salas O'Brien we tell our clients that we're engineered for ... New Jersey or New York (HYBRID) Or REMOTE Travel : Some travel to US sites. Compensation & Benefits:

Jj

Cloud Network Design Engineer

New Brunswick, NJ · On-site +1

$181K - $199K/yr

... remote access, Secure Access Service Edge, network security, NG firewalls, identity and access ... Network Design Engineer-related occupation. * May telecommute. Subject to the terms of their ...

CoreWeave

Sr. Manager, White Space Design

New York, NY · On-site +1

... remote CDUs, fan walls, and high-density cooling strategies. * Experience working as a consulting engineer, design consultant, or owner's representative overseeing third-party design consultants.

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer JobsRemote Asic Rtl Design Engineer Jobs in Dayton, NJ

Remote Asic Rtl Design Engineer information

See Dayton, NJ salary details

$96.3K

$153.8K

$206.9K

How much do remote asic rtl design engineer jobs pay per year?

As of Jul 14, 2026, the average yearly pay for remote asic rtl design engineer in Dayton, NJ is $153,838.00, according to ZipRecruiter salary data. Most workers in this role earn between $134,700.00 and $184,400.00 per year, depending on experience, location, and employer.

What is a Remote ASIC RTL Design Engineer?

A Remote ASIC RTL Design Engineer is a professional who specializes in designing the Register Transfer Level (RTL) code for Application-Specific Integrated Circuits (ASICs) while working remotely. Their main responsibilities include creating and verifying digital circuit designs using hardware description languages such as Verilog or VHDL. These engineers collaborate with hardware teams to ensure functionality, performance, and power requirements are met, all while operating from a location outside of a traditional office setting. They often use remote collaboration tools and simulation software to review and validate designs before fabrication.

What are the key skills and qualifications needed to thrive as a Remote ASIC RTL Design Engineer, and why are they important?

To thrive as a Remote ASIC RTL Design Engineer, you need a solid background in digital design, computer engineering, and hardware description languages like Verilog or VHDL, often supported by a relevant degree. Proficiency with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, as well as experience with simulation, synthesis, and version control systems, is crucial. Strong problem-solving, self-motivation, and effective remote communication skills distinguish top performers in this role. These skills ensure accurate, efficient design cycles and effective collaboration across distributed teams, leading to successful chip delivery.

What is the difference between Remote Asic Rtl Design Engineer vs Remote Digital IC Design Engineer?

AspectRemote Asic Rtl Design EngineerRemote Digital IC Design Engineer
Primary FocusRegister Transfer Level (RTL) design for ASICsDigital integrated circuit design at the IC level
Skills & CertificationsHDL (Verilog/VHDL), EDA tools, verificationHDL, circuit simulation, verification, FPGA experience
Work EnvironmentASIC design teams, hardware developmentIC design teams, semiconductor industry
Industry UsageUsed in ASIC development for various applicationsUsed in digital IC manufacturing and prototyping

Both roles involve digital design and HDL skills, but the Remote Asic Rtl Design Engineer focuses on RTL coding for ASICs, while the Remote Digital IC Design Engineer covers broader digital IC design, including FPGA and chip-level work. They share similar credentials and work environments, often overlapping in semiconductor companies.

What are some common challenges faced by Remote ASIC RTL Design Engineers, and how can they be addressed?

Remote ASIC RTL Design Engineers often face challenges such as coordinating with distributed teams across different time zones and ensuring effective communication during complex design phases. To address these issues, it’s important to establish clear documentation practices, utilize collaboration tools like version control and video conferencing, and schedule regular check-ins with team members. Additionally, staying proactive in seeking feedback and clarifying design specifications helps ensure alignment and reduces misunderstandings. Building strong virtual relationships with verification and backend teams can also streamline the handoff process and overall project flow.
What cities near Dayton, NJ are hiring for Remote Asic Rtl Design Engineer jobs? Cities near Dayton, NJ with the most Remote Asic Rtl Design Engineer job openings:
Remote Asic Rtl Design Engineer jobs near you
Design Verification Engineer - Fully Remote | Upto $175/hr

Design Verification Engineer - Fully Remote | Upto $175/hr

Mercor

New York, NY • Remote

$175/hr

Full-time

Posted 17 days ago

Job description

About the job

Mercor connects elite creative and technical talent with leading AI research labs. Headquartered in San Francisco, our investors include Benchmark, General Catalyst, Peter Thiel, Adam D'Angelo, Larry Summers, and Jack Dorsey.

Position: RTL Design Engineers
Type: Contract
Compensation: $100–$175/hour
Location: Remote
Duration: 3+ months
Commitment: 40 hours/week

Role Responsibilities

  • Evaluate digital chip design workflows to enhance AI model training and evaluation.
  • Design and verify RTL components using Verilog/SystemVerilog.
  • Collaborate with architecture, verification, and implementation teams to improve model outputs.
  • Develop reusable verification components and testbench infrastructure.
  • Leverage LLM-based tools to accelerate chip design and verification processes.
  • Work independently and asynchronously to meet project deadlines.

Qualifications

Must-Have

  • 3–10 years of experience in digital RTL design or design verification.
  • Strong proficiency in Verilog/SystemVerilog and UVM.
  • Solid understanding of digital design fundamentals: FSMs, datapaths, pipelines, FIFOs, arbiters, clock/reset domains, bus protocols.
  • Experience with ASIC design flows and common EDA tools.
  • Ability to write clear design documentation and communicate technical tradeoffs.

Preferred

  • Knowledge of AMBA protocols (AXI, AHB, APB).
  • Background in CPU, GPU/ML accelerator, networking, memory subsystem, PCIe/high-speed IO, SoC interconnect, low-power design.
  • Exposure to formal verification or SV/UVM-based design verification.

Start Date

  • Week of 04/23; applications reviewed on a rolling basis.

Compensation & Legal

  • Hourly contractor, Paid weekly.

Application Process (Takes 20–30 mins to complete)

  • Upload resume
  • AI interview based on your resume
  • Submit form

Resources & Support

  • For details about the interview process and platform information, please check: https://talent.docs.mercor.com/welcome
  • For any help or support, reach out to: support@mercor.com

PS: Our team reviews applications daily. Please complete your AI interview and application steps to be considered for this opportunity.