ZipRecruiter

Log In

1

Locum Asic Rtl Design Engineer Jobs in Texas (NOW HIRING)

Mythic

Senior RTL Design Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

Apple

RTL Design Engineer

Austin, TX · On-site

If you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class ...

Mythic

Senior RTL Design Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. About Us: Mythic is building ...

ARM

Staff RTL Design Engineer

Austin, TX · On-site

$198K - $268K/yr

As an Interconnect RTL Design Engineer, you will be part of the Systems team focused on next-generation interconnects targeting high-end mobile, automotive, networking, and enterprise markets! You ...

ARM

Staff RTL Design Engineer

Austin, TX · Hybrid

$198K - $268K/yr

As an Interconnect RTL Design Engineer, you will be part of the Systems team focused on next-generation interconnects targeting high-end mobile, automotive, networking, and enterprise markets! You ...

Intel Corporation

RTL Design Engineer

Austin, TX · On-site

$105K - $200K/yr

... Engineering • At least 1+ years of coursework or experience in the following areas: oBasic Logic Design oMicroprocessors oComputer Architecture oDigital design and RTL coding oVerilog/SystemVerilog ...

Intel

RTL Design Engineer

Austin, TX · On-site

$105K - $200K/yr

Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required ... Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions ...

Nvidia

ASIC Design Engineer - Hardware

Austin, TX · Hybrid

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You ... Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset ...

Nvidia

Senior ASIC Design Engineer - Hardware

Austin, TX · Hybrid

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You ... Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset ...

Qualcomm

GPU Design Engineer

Austin, TX · On-site

Provide hands-on technical leadership across RTL design and design verification, including ... Extensive experience delivering complex GPU, CPU, and/or ASIC designs from micro-architecture ...

next page

Showing results 1-20

All JobsLocum Asic Rtl Design Engineer JobsLocum Asic Rtl Design Engineer Jobs in Texas

Locum Asic Rtl Design Engineer information

What is the difference between Locum Asic Rtl Design Engineer vs Contract Asic Rtl Design Engineer?

AspectLocum Asic Rtl Design EngineerContract Asic Rtl Design Engineer
CredentialsTypically requires relevant engineering degrees and RTL design experienceSimilar credentials, often with specific RTL design certifications
Work EnvironmentTemporary, short-term assignments often in multiple locationsProject-based roles, usually in a fixed location or remote
Employer UsageUsed by agencies or companies needing immediate, short-term expertiseEngaged by companies or staffing agencies for project-specific work

Both roles involve RTL design skills for ASIC development, but a Locum Asic Rtl Design Engineer typically fills short-term, temporary positions, often through staffing agencies, while a Contract Asic Rtl Design Engineer is engaged for specific projects with defined durations. The main difference lies in the nature and duration of employment, but both require similar technical credentials and work environments.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Texas? The most popular types of Asic Rtl Design Engineer jobs in Texas are:
What are popular job titles related to Locum Asic Rtl Design Engineer jobs in Texas? For Locum Asic Rtl Design Engineer jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Locum Asic Rtl Design Engineer jobs in Texas look for? The top searched job categories for Locum Asic Rtl Design Engineer jobs in Texas are:
What cities in Texas are hiring for Locum Asic Rtl Design Engineer jobs? Cities in Texas with the most Locum Asic Rtl Design Engineer job openings:
Locum Asic Rtl Design Engineer jobs near you
Senior RTL Design Engineer

Senior RTL Design Engineer

Mythic

Austin, TX

$120K - $225K/yr

Full-time

Posted 13 days ago

Job description

We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.
 
About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100 the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from -40 C to +125 C, making it ideal for industrial, automotive, aerospace, and defense.
 
We've raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.
 
The salary range for this position is $120,000-$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.
 
RTL Design at Mythic:
At Mythic, our RTL design team is at the heart of transforming our custom digital dataflow architecture into working silicon. This architecture incorporates a novel scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines. Together with our Analog Compute Engines, these critical technologies enable unprecedented efficiency for modern AI workloads. RTL engineers take ownership of microarchitecture and RTL implementation, designing high-performance, low-power logic that drives our breakthrough AI hardware.
 
The team works closely with architecture, custom analog IP, compiler, verification, emulation, and post-silicon groups to ensure every component integrates seamlessly into the full system. Because today's AI workloads push the limits of performance, memory, and efficiency, our RTL engineers apply both creativity and rigor to deliver designs that meet aggressive PPA (performance, power, area) goals while ensuring correctness. We welcome engineers at all levels who are excited to tackle challenging design problems and play a key role in building the next generation of AI compute hardware.
Responsibilities
  • Design and implement RTL for Mythic's next-generation AI processor.
  • Contribute to the development of a novel digital dataflow architecture, including a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines.
  • Develop and optimize high-performance, low-power components such as datapaths, controllers, memory subsystems, and interconnects.
  • Collaborate with architects and verification engineers to define microarchitecture and ensure functional correctness.
  • Drive timing closure by working closely with synthesis and physical design teams.
  • Participate in design reviews and contribute to improving RTL coding practices and methodologies.
Requirements
  • Bachelor's, Master's, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 8+ years of industry experience in RTL design, microarchitecture, and architecture development.
  • Solid understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies).
  • Hands-on experience with one or more of the following subsystems: scheduling fabrics, high-performance interconnects, DMA engines, memory controllers, or datapath/control logic.
  • Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.
  • Familiarity with timing constraints, physical design considerations, and EDA flows.
  • Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.
  • Strong problem-solving and communication skills with ability to work in cross-functional teams.
Preferred Qualifications
  • Familiarity with network-on-chip (NoC) architectures.
  • Expertise in low-power design techniques (clock gating, power gating, multi-voltage domains).
  • Experience with timing closure in advanced technology nodes and collaboration with physical design teams.
  • Strong skills in performance modeling and trade-off analysis (PPA optimization).
  • Hands-on experience with emulation/FPGA prototyping for early RTL validation.
  • Familiarity with AI, DSP, or other parallel compute architectures.
  • Strong scripting ability (Python or similar) for design automation and productivity.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.
apply for this job

Apply