1

Layout Engineer Jobs in California (NOW HIRING)

Analog Layout Engineer

San Jose, CA ยท On-site

$110K - $300K/yr

The Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layout designs for integrated circuits. This role requires a strong understanding of analog ...

Capability to lead other layout engineers for top-level integration. Scripting skills in PERL or SKILL are a plus. Extensive knowledge of CADENCE layout tools. Minimum Qualifications BS and 3+ years ...

Top-level layout integration and verification, schedule management.","responsibilities":"As a RF layout engineer, you will be responsible for: Detailed transistor-level layout of RF and analog ...

Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.

Capability to lead other layout engineers for top-level integration. Scripting skills in PERL or SKILL are a plus. Extensive knowledge of CADENCE layout tools. Minimum Qualifications BS and 3+ years ...

Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.

Description As an RFIC Layout Engineer, you will be a key member of a RFIC team, researching, designing and bringing the next-generation of wireless technologies into high-volume production in ...

Top-level layout integration and verification, schedule management.","responsibilities":"As a RF layout engineer, you will be responsible for: Detailed transistor-level layout of RF and analog ...

Capability to lead other layout engineers for top-level integration. Scripting skills in PERL or SKILL are a plus. Extensive knowledge of CADENCE layout tools. Minimum Qualifications BS and 3+ years ...

Capability to lead other layout engineers for top-level integration. Minimum Qualifications 8+ year minimum related experience required Good understanding of RC delay, electromigration, and coupling.

Analog Layout Engineer

Santa Clara, CA ยท On-site

$237K/yr

Analog Layout Engineer Location: Santa Clara, CA (Remote Option available) Duration: Long Term Responsibilities: Senior layout designer, will be responsible for layout of high-performance analog ...

Top-level layout integration and verification, schedule management.","responsibilities":"As a RF layout engineer, you will be responsible for: Detailed transistor-level layout of RF and analog ...

Description As an RFIC Layout Engineer, you will be a key member of a RFIC team, researching, designing and bringing the next-generation of wireless technologies into high-volume production in ...

Meta's Reality Labs hardware team is seeking a PCB Layout Engineer to help bring next-generation virtual and augmented reality devices to life. In this

Capability to lead other layout engineers for top-level integration. Scripting skills in PERL or SKILL are a plus. Extensive knowledge of CADENCE layout tools.

You'll be the layout expert the hardware team relies on, partnering daily with electrical, mechanical, power, reliability, and manufacturing engineers. If you love owning the entire layout problem ...

PCB Layout Engineer Responsibilities: * Own end-to-end PCB layout for complex, high-density designs used in VR headsets, AR glasses, and wearable computing devices * Perform high-speed digital layout ...

next page

Showing results 1-20

Layout Engineer information

See California salary details

$44.4K

$119.3K

$183.1K

How much do layout engineer jobs pay per year?

As of Jul 27, 2026, the average yearly pay for layout engineer in California is $119,266.00, according to ZipRecruiter salary data. Most workers in this role earn between $88,800.00 and $142,100.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Layout Engineer, and why are they important?

To thrive as a Layout Engineer, you need a solid background in electrical engineering or a related field, along with expertise in CMOS technology and semiconductor design principles. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Graphics, and knowledge of DRC/LVS checks is typically required. Attention to detail, problem-solving abilities, and effective collaboration skills help distinguish top performers in this role. These competencies ensure accurate and efficient circuit layouts, which are critical for the performance and manufacturability of microelectronic devices.

What are some common challenges faced by Layout Engineers when collaborating with design and verification teams?

Layout Engineers often work closely with design and verification teams to ensure that integrated circuit layouts meet design specifications and manufacturability requirements. A common challenge is balancing the need for optimal performance with physical constraints like area, power, and routing limitations. Effective communication and iterative feedback are crucial, as changes in one team's work can impact another's. Staying organized and being proactive in addressing design rule violations or timing issues can help facilitate smoother collaboration and project success.

What is the difference between Layout Engineer vs PCB Design Engineer?

AspectLayout EngineerPCB Design Engineer
Required CredentialsBachelor's in Electrical, Electronics, or related fields; certifications like IPC Designer Certification are commonBachelor's in Electrical Engineering or PCB Design; certifications like IPC Designer Certification are common
Work EnvironmentElectronics manufacturing, semiconductor, or integrated circuit companies; design labsElectronics manufacturing, consumer electronics, or aerospace industries; design offices
Employer & Industry UsageUsed in integrated circuit and chip design companiesUsed in PCB manufacturing and electronics product companies

While both roles involve electronic design, a Layout Engineer focuses on physical placement and routing of integrated circuits or chips, whereas a PCB Design Engineer specializes in designing printed circuit boards for electronic devices. Both roles require similar certifications and often work in related industries, but their specific focus areas differ significantly.

What are layout engineers?

Layout engineers are professionals who design and create the physical layout of integrated circuits (ICs) and electronic components on semiconductor chips. They translate circuit schematics into precise geometric representations that can be manufactured on silicon wafers, ensuring that the layout meets design specifications for performance, reliability, and manufacturability. Layout engineers work closely with circuit designers and use specialized software tools to optimize the placement and routing of components. Their work is essential for producing functional, efficient, and cost-effective microchips used in various electronic devices.
What job categories do people searching Layout Engineer jobs in California look for? The top searched job categories for Layout Engineer jobs in California are:
What cities in California are hiring for Layout Engineer jobs? Cities in California with the most Layout Engineer job openings:
Infographic showing various Layout Engineer job openings in California as of July 2026, with employment types broken down into 93% Full Time, 4% Part Time, and 3% Contract. Highlights an 89% Physical, 4% Hybrid, and 7% Remote job distribution, with an average salary of $119,266 per year, or $57.3 per hour.
Analog Layout Engineer

Analog Layout Engineer

TetraMem - Accelerate The World

San Jose, CA โ€ข On-site

$110K - $300K/yr

Other

Posted 16 days ago


Job description

Job Summary:
We are seeking an experienced Analog Layout Engineer to join our team. The Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layout designs for integrated circuits. This role requires a strong understanding of analog design principles and the ability to work closely with the design team to meet project goals.


Responsibilities:

  • Lead a team of layout engineers to produce complex analog and mixed-signal blocks with high-quality layout
  • Collaborate with project managers and design engineers to understand project requirements
  • Drive critical floor-planning decisions and key layout methodology
  • Ensure that all designs meet project requirements and adhere to design guidelines
  • Review and approve final layout designs for production
  • Stay up-to-date with industry trends and advancements in design software and techniques
  • Attend project meetings, presentations, and other events as needed

Requirements:

  • B.S. EE and 8+ years of relevant industry experience or equivalent
  • Experience in analog and mixed-signal layout design of deep submicron CMOS circuits and recent experience on advance nodes
  • Proficiency in industry-standard design software, such as Cadence Virtuoso, Calibre DRC, LVS
  • Strong understanding of layout design principles and best practices
  • Excellent communication, collaboration, and leadership skills
  • Ability to manage multiple projects simultaneously while maintaining attention to detail
  • Demonstrated ability to work independently and as part of a team
  • Strong problem-solving and decision-making skills

Salary Range: $110,000 - $300,000 / year

TetraMem celebrates diversity and is committed to creating an inclusive environment for all employees. We are proud to be an Equal Opportunity Employer and welcome applicants from all backgrounds. Qualified candidates will receive consideration for employment without regard to race, color, religion, creed, sex, gender identity or expression, sexual orientation, national origin, ancestry, age, marital status, medical condition, disability, genetic information, military or veteran status, or any other characteristic protected by applicable federal, state, or local law.
TetraMem is committed to providing reasonable accommodations to qualified applicants with disabilities throughout the recruitment process. Applicants requiring accommodation may contact Human Resources for assistance.
To ensure a fair, consistent, and efficient hiring process, all candidates must apply through TetraMems official ClearCompany Applicant Tracking System (ATS). Applications submitted through the ATS allow our hiring team to evaluate candidates using a standardized process and ensure timely communication throughout the recruitment process. To promote equal consideration for all applicants, applications submitted outside of the ClearCompany ATS, including direct emails, LinkedIn messages, or unsolicited submissions to employees, may not be reviewed or considered.
We encourage all interested candidates to apply through the official TetraMem Careers page.