ZipRecruiter

Log In

1

Ip Design Verification Engineer Jobs (NOW HIRING)

jjrc

IP Verification Contractor

Austin, TX · On-site

$175K/yr

Description IP Design Verification Contractor you will contribute to the functional verification of ... Engineering • 12+ years industry experience in a design verification role • Expert hands-on ...

Apple

Design Verification Engineer

Cupertino, CA · On-site

$167K - $204K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Los Angeles, CA · On-site

$146K - $178K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Socket.dev

WI · On-site

$124K - $152K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

Cary, NC · On-site

$126K - $153K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Senior Design Verification Engineer ID: 1061 Location: Austin, TX More about this job > Description ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

Mythic

Design Verification Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key ... IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$184K - $324K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Mythic

Design Verification Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key ... IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because ...

Mythic

Design Verification Engineer

Austin, TX · On-site

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key ... IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because ...

Mythic

Design Verification Engineer

Austin, TX

$120K - $225K/yr

We're hiring experienced Design Verification Engineers from junior to senior levels to play a key ... IP, compiler, emulation and post-silicon to ensure the full system operates as intended. Because ...

previous page

Showing results 41-60

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsIp Design Verification Engineer Jobs

Ip Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do ip design verification engineer jobs pay per year?

As of Sep 15, 2026, the average yearly pay for ip design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What does an IP Design Verification Engineer do?

An IP Design Verification Engineer is responsible for ensuring that integrated circuit (IC) intellectual property (IP) blocks function correctly and meet design specifications before manufacturing. They create and execute comprehensive test plans, develop simulation environments, and use various verification methodologies such as UVM (Universal Verification Methodology) to identify and resolve design issues. Their work is crucial for catching design flaws early, reducing costly errors, and ensuring overall product quality. By collaborating closely with design engineers and other teams, they help deliver reliable and high-performance hardware solutions.

What are some common challenges IP Design Verification Engineers face when working on complex SoC projects?

IP Design Verification Engineers often encounter challenges such as managing verification of increasingly complex IP blocks within tight project timelines, ensuring thorough coverage, and integrating third-party IPs seamlessly into the system-on-chip (SoC) environment. Effective communication with both design and software teams is critical to resolve functional ambiguities and debug issues rapidly. Additionally, keeping up with evolving verification methodologies and tools, such as UVM and SystemVerilog, is essential for delivering high-quality, robust IP in a fast-paced environment.

What are the key skills and qualifications needed to thrive as an IP Design Verification Engineer, and why are they important?

To thrive as an IP Design Verification Engineer, you need a strong background in digital design concepts, hardware description languages (HDLs) like Verilog or VHDL, and a degree in electrical engineering or a related field. Familiarity with verification methodologies such as UVM, simulation tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically required. Analytical thinking, strong problem-solving abilities, and effective communication skills help engineers collaborate and resolve complex design issues efficiently. These skills are essential to ensure that IP blocks function correctly, meet specifications, and integrate seamlessly into larger systems.

What is the difference between Ip Design Verification Engineer vs Ip Validation Engineer?

AspectIp Design Verification EngineerIp Validation Engineer
Primary FocusVerifying the correctness and functionality of IP designs before tape-outValidating IPs in real-world or system environments post-design
Work EnvironmentDesign teams, simulation, and verification toolsTesting labs, system integration, and validation platforms
Required CredentialsBachelor's or master's in Electrical Engineering or related field; knowledge of verification languagesBachelor's or master's in Electrical Engineering; experience with validation and testing methodologies

While both roles involve working with IPs, the Ip Design Verification Engineer focuses on verifying the design correctness during development, whereas the Ip Validation Engineer tests the IPs in real-world scenarios after design completion. Both roles are essential in the chip development process and often collaborate closely.

More about Ip Design Verification Engineer jobs

What are popular job titles related to Ip Design Verification Engineer jobs?

For Ip Design Verification Engineer jobs, the most frequently searched job titles are:

Ip Design Verification Engineer jobs near you
Infographic showing various Ip Design Verification Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 88% Full Time, 8% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

IP Verification Contractor

Austin, TX • On-site

jjrc
See more jobs at jjrcexternal

$175K/yr

Other

Posted 28 days ago

Job description

Description

IP Design Verification Contractor you will contribute to the functional verification of System IP including coherent interconnect and caches. This is a technical individual contributor role with heavily involved hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.

Key responsibilities include:

• Owning Gate-level simulations TB bringup

• Owning power-aware verification with UPF

• Collaborating with Physical design teams, running and debugging gate-level simulations

• Working with SoC team to debug functional fails during IP bringup and feature execution

• Creating test benches, verification environments, stimulus, tests

• Collaborating with designers to verify the correctness of a design feature, and resolve fails

• Developing assertions, checkers, covergroups, Systemverilog constraints

• Debugging and root causing functional fails from regressions

• Analyzing code and functional coverage results, performing gap analysis

• Helping with Silicon bringup and root causing fails

Requirements

• Phd/MS/BS in Electrical or Computer Engineering

• 12+ years industry experience in a design verification role

• Expert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure.

• Experience with System Verilog, UVM or equivalent

• Atleast 5+yrs of experience with Gate-level simulations

• Knowledge of ARM protocols or equivalent protocols – CHI, AXI, ACElite, APB

• Experience with Git version control, Unix/Perl/Python scripting

• Good written and verbal communication skills

Best Regards,

Marc Waugh, NA VP Sales

512-461-4017

Compensation:
$175,000 per year

Apply