ZipRecruiter

Log In

1

Ip Design Verification Engineer Jobs (NOW HIRING)

Intel

IP Design Verification Engineer

Phoenix, AZ · On-site

$141K - $200K/yr

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the ... Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet ...

Intel

IP Design Verification Engineer

Hillsboro, OR · On-site

$141K - $200K/yr

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the ... Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet ...

Intel

IP Design Verification Engineer

Santa Clara, CA · On-site

$141K - $200K/yr

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the ... Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet ...

Intel

IP Design Verification Engineer

Folsom, CA · On-site

$141K - $200K/yr

Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the ... Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet ...

Intel

IP Design Verification Engineer

Santa Clara, CA · On-site

$141K - $200K/yr

As an IP Verification Engineer, you will be working on UCIe Mixed-Signal IP delivering to multiple ... Closely working with design team to review specifications and architecture, define verification ...

Intel

IP Design Verification Engineer

Hillsboro, OR · On-site

$141K - $200K/yr

As an IP Verification Engineer, you will be working on UCIe Mixed-Signal IP delivering to multiple ... Closely working with design team to review specifications and architecture, define verification ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer ID: 1063 Location: Austin, TX More about this job > Description Design ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineer ID: 1058 Location: Austin, TX More about this job > Description Design ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

Intel

Design Verification Engineer

Santa Clara, CA · On-site

$141K - $200K/yr

Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...

next page

Showing results 1-20

All JobsIp Design Verification Engineer Jobs

Ip Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do ip design verification engineer jobs pay per year?

As of Jul 11, 2026, the average yearly pay for ip design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What are some common challenges IP Design Verification Engineers face when working on complex SoC projects?

IP Design Verification Engineers often encounter challenges such as managing verification of increasingly complex IP blocks within tight project timelines, ensuring thorough coverage, and integrating third-party IPs seamlessly into the system-on-chip (SoC) environment. Effective communication with both design and software teams is critical to resolve functional ambiguities and debug issues rapidly. Additionally, keeping up with evolving verification methodologies and tools, such as UVM and SystemVerilog, is essential for delivering high-quality, robust IP in a fast-paced environment.

What are the key skills and qualifications needed to thrive as an IP Design Verification Engineer, and why are they important?

To thrive as an IP Design Verification Engineer, you need a strong background in digital design concepts, hardware description languages (HDLs) like Verilog or VHDL, and a degree in electrical engineering or a related field. Familiarity with verification methodologies such as UVM, simulation tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically required. Analytical thinking, strong problem-solving abilities, and effective communication skills help engineers collaborate and resolve complex design issues efficiently. These skills are essential to ensure that IP blocks function correctly, meet specifications, and integrate seamlessly into larger systems.

What is the difference between Ip Design Verification Engineer vs Ip Validation Engineer?

AspectIp Design Verification EngineerIp Validation Engineer
Primary FocusVerifying the correctness and functionality of IP designs before tape-outValidating IPs in real-world or system environments post-design
Work EnvironmentDesign teams, simulation, and verification toolsTesting labs, system integration, and validation platforms
Required CredentialsBachelor's or master's in Electrical Engineering or related field; knowledge of verification languagesBachelor's or master's in Electrical Engineering; experience with validation and testing methodologies

While both roles involve working with IPs, the Ip Design Verification Engineer focuses on verifying the design correctness during development, whereas the Ip Validation Engineer tests the IPs in real-world scenarios after design completion. Both roles are essential in the chip development process and often collaborate closely.

What does an IP Design Verification Engineer do?

An IP Design Verification Engineer is responsible for ensuring that integrated circuit (IC) intellectual property (IP) blocks function correctly and meet design specifications before manufacturing. They create and execute comprehensive test plans, develop simulation environments, and use various verification methodologies such as UVM (Universal Verification Methodology) to identify and resolve design issues. Their work is crucial for catching design flaws early, reducing costly errors, and ensuring overall product quality. By collaborating closely with design engineers and other teams, they help deliver reliable and high-performance hardware solutions.
More about Ip Design Verification Engineer jobs
What job categories do people searching Ip Design Verification Engineer jobs look for? The top searched job categories for Ip Design Verification Engineer jobs are:
Ip Design Verification Engineer jobs near you
Infographic showing various Ip Design Verification Engineer job openings in the United States as of July 2026, with employment types broken down into 89% Full Time, 8% Part Time, and 3% Contract. Highlights an 87% Physical, 3% Hybrid, and 10% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
IP Design Verification Engineer

IP Design Verification Engineer

Intel Corporation

Phoenix, AZ • On-site

$141K - $200K/yr

Full-time

Medical, Retirement, PTO

Posted 19 days ago

Intel rating

8.7

Company rating: 8.7 out of 10

Based on 146 frontline employees who took The Breakroom Quiz

11th of 142 rated electronics manufacturers

Job description

Job Details:
Job Description:
Join Intel as a Mixed Signal Design Verification Engineer and play a critical role in shaping the future of cutting-edge technology. In this position, you will ensure the functionality and performance of Intel's mixed signal components, which are essential to delivering world-class semiconductor solutions. By collaborating with cross-functional teams, you will drive the verification process to meet rigorous design, power, and performance specifications, ensuring Intel remains a leader in innovation. Your contributions will directly impact product reliability, efficiency, and overall design excellence on a global scale.
The primary responsibilities for this role will include, but are not limited to:
  • Develop and execute comprehensive mixed-signal IP verification plans to ensure designs meet specifications.
  • Create and maintain test benches and verification environments using advanced methodologies such as UVM and OVM.
  • Perform analog behavioral modeling to validate design functionality, timing, and power objectives.
  • Identify, replicate, and debug presilicon bugs, root cause issues, and drive corrective measures.
  • Analyze coverage metrics to ensure verification completeness and propose improvements where needed.
  • Collaborate across disciplines to refine verification strategies, optimize designs, and achieve project goals.
  • Document test plans, methodologies, and results, and lead technical reviews with cross-functional teams.
  • Maintain and enhance existing verification infrastructure and methodologies to support evolving design challenges.

Qualifications:
Minimum Qualifications:
Minimum qualifications are required to be initially considered for this position.
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, with 4 or more years of experience; Master's degree with 3 or more years of experience; or PhD with no experience.
  • +3 years of experience in:
    • System Verilog, Verilog, and advanced verification methodologies such as UVM and OVM.
    • industry-standard EDA tools such as Synopsys VCS, Cadence Xcelium/JasperGold, or Mentor Questa
    • Analog behavioral modeling, high-speed IO IP verification, or low-power validation.
    • Strong debugging skills in both analog and digital domains.
    • PCIe and/or UCIe protocols.
    • Test planning, test environment development, and test content development.

Preferred Qualifications:
Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
  • Experience collaborating in cross-functional environments to solve complex problems.
  • Proven ability to execute tasks with discipline and deliver results under tight timelines.
  • Excellent written and verbal communication skills to document and present technical concepts effectively.

We invite you to bring your expertise and passion to Intel, where you can make a meaningful impact on the future of technology. Apply now and join a team that values your contributions and supports your growth.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Arizona, Phoenix
Additional Locations:
US, California, Folsom, US, California, Santa Clara, US, Oregon, Hillsboro
Business group:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply