ZipRecruiter

Log In

1

Ip Design Verification Engineer Jobs (NOW HIRING)

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

jjrc

IP Verification Contractor

Austin, TX

$134K - $164K/yr

Description IP Design Verification Contractor you will contribute to the functional verification of ... Phd/MS/BS in Electrical or Computer Engineering * 12+ years industry experience in a design ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group ... complex IP and subsystem designs, working closely with multi-functional teams throughout the ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Cupertino, CA · On-site

$167K - $204K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

San Diego, CA · On-site

$144K - $176K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group ... complex IP and subsystem designs, working closely with multi-functional teams throughout the ...

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... A mindset to break the design is highly desirable. Furthermore, you will develop verification plans ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsIp Design Verification Engineer Jobs

Ip Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do ip design verification engineer jobs pay per year?

As of Sep 15, 2026, the average yearly pay for ip design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What does an IP Design Verification Engineer do?

An IP Design Verification Engineer is responsible for ensuring that integrated circuit (IC) intellectual property (IP) blocks function correctly and meet design specifications before manufacturing. They create and execute comprehensive test plans, develop simulation environments, and use various verification methodologies such as UVM (Universal Verification Methodology) to identify and resolve design issues. Their work is crucial for catching design flaws early, reducing costly errors, and ensuring overall product quality. By collaborating closely with design engineers and other teams, they help deliver reliable and high-performance hardware solutions.

What are some common challenges IP Design Verification Engineers face when working on complex SoC projects?

IP Design Verification Engineers often encounter challenges such as managing verification of increasingly complex IP blocks within tight project timelines, ensuring thorough coverage, and integrating third-party IPs seamlessly into the system-on-chip (SoC) environment. Effective communication with both design and software teams is critical to resolve functional ambiguities and debug issues rapidly. Additionally, keeping up with evolving verification methodologies and tools, such as UVM and SystemVerilog, is essential for delivering high-quality, robust IP in a fast-paced environment.

What are the key skills and qualifications needed to thrive as an IP Design Verification Engineer, and why are they important?

To thrive as an IP Design Verification Engineer, you need a strong background in digital design concepts, hardware description languages (HDLs) like Verilog or VHDL, and a degree in electrical engineering or a related field. Familiarity with verification methodologies such as UVM, simulation tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically required. Analytical thinking, strong problem-solving abilities, and effective communication skills help engineers collaborate and resolve complex design issues efficiently. These skills are essential to ensure that IP blocks function correctly, meet specifications, and integrate seamlessly into larger systems.

What is the difference between Ip Design Verification Engineer vs Ip Validation Engineer?

AspectIp Design Verification EngineerIp Validation Engineer
Primary FocusVerifying the correctness and functionality of IP designs before tape-outValidating IPs in real-world or system environments post-design
Work EnvironmentDesign teams, simulation, and verification toolsTesting labs, system integration, and validation platforms
Required CredentialsBachelor's or master's in Electrical Engineering or related field; knowledge of verification languagesBachelor's or master's in Electrical Engineering; experience with validation and testing methodologies

While both roles involve working with IPs, the Ip Design Verification Engineer focuses on verifying the design correctness during development, whereas the Ip Validation Engineer tests the IPs in real-world scenarios after design completion. Both roles are essential in the chip development process and often collaborate closely.

More about Ip Design Verification Engineer jobs

What are popular job titles related to Ip Design Verification Engineer jobs?

For Ip Design Verification Engineer jobs, the most frequently searched job titles are:

Infographic showing various Ip Design Verification Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 88% Full Time, 8% Part Time, and 3% Contract. Highlights an 81% Physical, 4% Hybrid, and 15% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

Design Verification Engineer

Austin, TX • On-site

Correct Designs
11 - 50 employees
Learn more about Correct Designsexternal

$134K - $164K/yr

Contractor

Medical, Retirement

Re-posted 3 days ago

Job description

Design Verification Engineer
Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.
Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.
Correct Designs is NOT the typical contracting, staff augmentation firm. Our engineers have respected long term roles with generous hourly rates in excellent team environments. A typical contract may last 3 years, although we have shorter and even longer term work available. We are well respected in the Design Verification community with clients always seeking new CDI engineers. If you need a few months off between contracts you can take that break and know there will be plenty of work available when you return. If you like the stability of always working, simply move to the next contract with little time off. Correct Designs does provide health care and retirement plan benefits.
We are based in Austin, Texas with clients throughout the US. There are opportunities for both in-person and remote work.
Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.
Correct Designs uses E-Verify to confirm work status eligibility.
RESPONSIBILITIES:
  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Debug regression fails
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes

REQUIRED SKILLS AND EXPERIENCE:
  • 3 or more years of proven verification experience in a hardware development setting
  • Strong background in SystemVerilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

DESIRED SKILLS:
  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domains such as formal verification, RTL design, or software development

EDUCATION:
Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science

Apply