ZipRecruiter

Log In

1

Ip Design Verification Engineer Jobs (NOW HIRING)

Baidu USA

Design Verification Engineer

Sunnyvale, CA · On-site

$159K - $194K/yr

Your job responsibilities as a Design Verification Engineer will help the team to verify the ... Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases ...

7Rays Semiconductors

Design Verification Engineer

San Jose, CA · On-site

$159K - $194K/yr

We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely with architects, designers, and external vendors to ensure ...

Baidu USA

Design Verification Engineer

Sunnyvale, CA

$159K - $194K/yr

Your job responsibilities as a Design Verification Engineer will help the team to verify the ... Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases ...

iFlow Inc

Design Verification Engineer

Santa Clara, CA · On-site

$159K - $195K/yr

Design Verification Engineer Location:Santa Clara CA Duration: Long term Experience:8-15 Years ... IP/subsystem/SoC level testing Develop directed and random testcases, perform coverage analysis ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group ... complex IP and subsystem designs, working closely with multi-functional teams throughout the ...

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Cupertino, CA · On-site

$167K - $204K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP ... execute verification plans, including design bring-up, DV environment bring- up, regression ...

Apple

Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Apple

Design Verification Engineer

San Francisco, CA · On-site

$160K - $195K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... You will also learn to develop block, IP and SoC level test-benches track and report DV progress ...

Apple

Design Verification Engineer

Beaverton, OR · On-site

$141K - $172K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Waltham, MA · On-site

$146K - $179K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Description As a Design Verification Engineer, you'll be at the center of our silicon design group ... complex IP and subsystem designs, working closely with multi-functional teams throughout the ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineer Looking for new challenges? Would you like the variety of a contract ... Develop directed and random verification tests to validate block and IP functionality * Develop ...

Apple

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Design Verification Engineers at Apple are responsible for verifying the functionality and ... You own ensuring the quality of the SOC or an IP or subsystem. This requires you to review design ...

previous pagenext page

Showing results 21-40

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsIp Design Verification Engineer Jobs

Ip Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do ip design verification engineer jobs pay per year?

As of Aug 23, 2026, the average yearly pay for ip design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What does an IP Design Verification Engineer do?

An IP Design Verification Engineer is responsible for ensuring that integrated circuit (IC) intellectual property (IP) blocks function correctly and meet design specifications before manufacturing. They create and execute comprehensive test plans, develop simulation environments, and use various verification methodologies such as UVM (Universal Verification Methodology) to identify and resolve design issues. Their work is crucial for catching design flaws early, reducing costly errors, and ensuring overall product quality. By collaborating closely with design engineers and other teams, they help deliver reliable and high-performance hardware solutions.

What are some common challenges IP Design Verification Engineers face when working on complex SoC projects?

IP Design Verification Engineers often encounter challenges such as managing verification of increasingly complex IP blocks within tight project timelines, ensuring thorough coverage, and integrating third-party IPs seamlessly into the system-on-chip (SoC) environment. Effective communication with both design and software teams is critical to resolve functional ambiguities and debug issues rapidly. Additionally, keeping up with evolving verification methodologies and tools, such as UVM and SystemVerilog, is essential for delivering high-quality, robust IP in a fast-paced environment.

What are the key skills and qualifications needed to thrive as an IP Design Verification Engineer, and why are they important?

To thrive as an IP Design Verification Engineer, you need a strong background in digital design concepts, hardware description languages (HDLs) like Verilog or VHDL, and a degree in electrical engineering or a related field. Familiarity with verification methodologies such as UVM, simulation tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically required. Analytical thinking, strong problem-solving abilities, and effective communication skills help engineers collaborate and resolve complex design issues efficiently. These skills are essential to ensure that IP blocks function correctly, meet specifications, and integrate seamlessly into larger systems.

What is the difference between Ip Design Verification Engineer vs Ip Validation Engineer?

AspectIp Design Verification EngineerIp Validation Engineer
Primary FocusVerifying the correctness and functionality of IP designs before tape-outValidating IPs in real-world or system environments post-design
Work EnvironmentDesign teams, simulation, and verification toolsTesting labs, system integration, and validation platforms
Required CredentialsBachelor's or master's in Electrical Engineering or related field; knowledge of verification languagesBachelor's or master's in Electrical Engineering; experience with validation and testing methodologies

While both roles involve working with IPs, the Ip Design Verification Engineer focuses on verifying the design correctness during development, whereas the Ip Validation Engineer tests the IPs in real-world scenarios after design completion. Both roles are essential in the chip development process and often collaborate closely.

More about Ip Design Verification Engineer jobs

What job categories do people searching Ip Design Verification Engineer jobs look for?

The top searched job categories for Ip Design Verification Engineer jobs are:

Ip Design Verification Engineer jobs near you
Infographic showing various Ip Design Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 89% Full Time, 7% Part Time, and 4% Contract. Highlights an 83% Physical, 5% Hybrid, and 12% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

Design Verification Engineer

Baidu USA

Sunnyvale, CA • On-site

$159K - $194K/yr

Full-time

Re-posted 12 days ago

Job description

Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class team to explore the fast-growing AI hardware opportunities and impact on AI industry?
We're looking forward to you joining us to collaborate, contribute, and revolutionize AI silicon and system.
Description
We are looking for an experienced design verification engineer to join our SoC team at Baidu's Sunnyvale office. The successful candidate will be a motivated self-starter who will thrive in this highly technical environment. Your job responsibilities as a Design Verification Engineer will help the team to verify the functionality of Baidu's AI SoC at both block level and SoC level.
You will help on UVM Testbench development, directed/constrained random test generation, failure analysis and resolution, coverage analysis, and flow development.
Run RTL and gate level functional verification, debug failures, lead bug tracking, and analyze and close coverage.
Work closely with the design and systems engineering teams to review specifications and architecture, extract features, define verification plan & coverage model.
Support mixed-signal co-simulation using Verilog models of analog IP. Develop testbench, test cases, reference model, coverage model and automation of regression suite.
Support emulation and silicon bring up debug with your smart ideas to duplicate the problem in simulation.
Qualifications
  • Minimum 5 years of experience of UVM based verification on a significantly complex project.
  • Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development.
  • Advanced knowledge of System Verilog and the UVM methodology.
  • Solid verification skills in problem solving, constrained random testing, coverage closure, gate level simulations, X propagation.
  • Good practice of one scripting language (Perl, Python, Tcl) no preference.
  • SoC and IP verification experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).
  • Familiar with C/C++.
  • Formal Verification (Model Checking, Equivalence Checking).
  • Excellent communication skills in both English and Chinese.

Culture Fit:
  • Mission alignment: If you want to be part of a team to accomplish this great mission, we will provide you the best possible platform to do that.
  • Self-directed: We work best with people that are driven, motivated, and aspire to greatness.
  • Hungry to learn: We are eager to see you learn new skills and grow.
  • Team orientation: We work in small, fast-moving teams. We watch out for each other and go after big goals together as a team.

#LI-DNI

Apply