About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team ... Experience with formal verification tools (JasperGold, VC Formal, or similar) and emulation or FPGA ...
About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team ... Experience with formal verification tools (JasperGold, VC Formal, or similar) and emulation or FPGA ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Support FPGA prototyping, lab bring-up, and testing * Integration and test of digital components ... Internship experience in hardware engineering * Demonstrated leadership experience through school ...
Electrical Engineer-Early Career
Uniondale, NY · On-site
$101K - $160K/yr
... internships, co-ops, or full-time) - Applied Experience with core EE concepts such as circuit ... on FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring-up ...
Electrical Engineer-Early Career
Uniondale, NY · On-site
$101K - $160K/yr
... internships, co-ops, or full-time) - Applied Experience with core EE concepts such as circuit ... on FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring-up ...
Electrical Engineer-Early Career
Uniondale, NY · Hybrid
$101K - $160K/yr
... internships, co‑ops, or full‑time) - Applied Experience with core EE concepts such as circuit ... FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring‑up ...
Electrical Engineer-Early Career
Uniondale, NY · Hybrid
$101K - $160K/yr
... internships, co‑ops, or full‑time) - Applied Experience with core EE concepts such as circuit ... FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring‑up ...
Electrical Engineer-Early Career
Uniondale, NY · Hybrid
$101K - $160K/yr
... internships, co‑ops, or full‑time) - Applied Experience with core EE concepts such as circuit ... FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring‑up ...
Electrical Engineer-Early Career
Uniondale, NY · Hybrid
$101K - $160K/yr
... internships, co‑ops, or full‑time) - Applied Experience with core EE concepts such as circuit ... FPGA experience (e.g., Xilinx/Intel families) including IP integration and board bring‑up ...
Hardware Engineer
Hudson, NH · On-site
$124K - $164K/yr
... internship, co-op, or substantive project experience in electronic hardware design. * Working ... Familiarity with FPGA design concepts and tools (Xilinx Vivado, Intel Quartus, or similar ...
Hardware Engineer
Hudson, NH · On-site
$124K - $164K/yr
... internship, co-op, or substantive project experience in electronic hardware design. * Working ... Familiarity with FPGA design concepts and tools (Xilinx Vivado, Intel Quartus, or similar ...
Internship Intel Fpga information
See salary details
$6.73 - $8.26
2% of jobs
$8.26 - $9.79
3% of jobs
$9.79 - $11.32
2% of jobs
$11.32 - $12.85
3% of jobs
$12.85 - $14.38
8% of jobs
$14.67 is the 25th percentile. Wages below this are outliers.
$14.38 - $15.91
32% of jobs
$15.91 - $17.44
15% of jobs
$18.73 is the 75th percentile. Wages above this are outliers.
$17.44 - $18.97
12% of jobs
$18.97 - $20.50
15% of jobs
$20.50 - $22.03
7% of jobs
$22.03 - $23.56
1% of jobs
$6
$16
$23
How much do internship intel fpga jobs pay per hour?
What is the difference between Internship Intel Fpga vs FPGA Engineer?
| Aspect | Internship Intel Fpga | FPGA Engineer |
|---|---|---|
| Credentials | Typically pursuing or recent graduate in Electrical Engineering or related field | Bachelor's or Master's in Electrical Engineering, Computer Engineering, or related |
| Work Environment | Internship setting, learning-focused, often in corporate R&D labs | Full-time professional role, involved in design, development, and testing |
| Industry Usage | Used by companies for training and talent pipeline in FPGA and hardware design | Applied in product development, hardware design, and system integration |
Internship Intel Fpga positions are entry-level, learning-focused roles for students or recent graduates, often in a corporate environment. FPGA Engineers are experienced professionals responsible for designing and implementing FPGA solutions in various projects. The internship provides foundational exposure, while FPGA Engineers handle complex development tasks.
What types of projects can an intern expect to work on during an Intel FPGA internship?
What is an Internship Intel FPGA?
What are the key skills and qualifications needed to thrive as an Intel FPGA Intern, and why are they important?

Full-time
Medical, Retirement, PTO
Posted 3 days ago
Intel rating
8.8
Based on 143 frontline employees who took The Breakroom Quiz
8th of 139 rated electronics manufacturers
Job description
About the Role
Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff. You will drive quality in testbench architecture, test plan and coverage closure while working closely with architecture, design, and software teams. This position requires strong technical depth in DV methodologies, protocol verification, and memory subsystem behavior, with enough breadth in RTL, physical design, and CAD to contribute across traditional discipline boundaries. AI-assisted workflows are part of everyday development here. Consistent execution against schedule and quality goals is expected.
Responsibilities will include but are not limited to:
- Own verification planning and execution for key IP features across IP and subsystem integration points
- Build scalable verification environments and targeted test plans with reusable test benches, checkers, VIPs, and behavioral models
- Collaborate closely with architecture, design, and software teams from specification through bringup; contribute across role boundaries when needed to unblock progress and maintain execution quality
- Drive ownership of multiple critical blocks and verification components; take full responsibility for functional signoffs and achievement of performance and power metrics
- Lead IP delivery to multiple customers while ensuring technical excellence; balance competing requirements, schedules, and resources across teams
- Drive convergence of simulation and formal verification into unified bug hunting and coverage closure strategies; evaluate and adopt emerging methodologies including ML-driven verification flows
- Mentor and develop verification engineers; establish verification best practices and raise team-level execution quality
- Comfortable using AI-assisted development tools as part of everyday workflow; track record of delivering reusable, configurable verification collateral
Core Competencies
- Excellent communication and organizational skills with a track record of delivering high-quality silicon on schedule; able to adapt as tools, methodologies, and role definitions evolve
The Minimum qualifications are required to be initially considered for this position. Minimum qualifications listed below would be obtained through a combination of industry relevant job experience, internship experience and / or schoolwork/classes/research. The preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications
- Bachelor of Science Degree in Electrical or Computer Engineering, Computer Science, or in a STEM related field
- 10+ years of experience in design verification (DV); with extensive background in IP DV, and subsystem and SoC-level verification
- Experience in interconnects, caches, and memory subsystems, including multiple bus protocols such as AMBA (CHI, ACE, AXI), PCIe, UCIe, and CXL; cache coherency and memory consistency models
- Experience in verification of global functions including debug, trace, clock and power management, RAS, QoS, and security feature
- Experience in simulation and formal verification methodologies including UVM, SVA, ABV, and co-simulation; proficiency in low-power verification techniques, HDL/verification languages, and industry-standard EDA tools
- Hands-on coding experience across SystemVerilog/UVM, C/C++, Python, and build systems
- Experience working with RTL, physical design, and CAD tool flows; contribute outside core DV responsibilities as needed.
Preferred Experience
- Post graduate degree in Electrical or Computer Engineering, Computer Science, or in a STEM related field
- Experience with formal verification tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification; track record of combining formal and simulation for unified bug closure
- Prior work with system IPs such as MMUs (SMMU or IOMMU) and interrupt controllers, and working knowledge of the associated software stacks
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00-311,890.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968