1

Internship Ic Layout Mask Designer Jobs (NOW HIRING)

You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and ...

You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and ...

You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and ...

As a Mask Layout Designer, you will develop block or macro level layouts and floorplans for high performance custom memories according to project requirements, specifications, and design schematics.

Showing results 41-60

Internship Ic Layout Mask Designer information

See salary details

$6

$16

$23

How much do internship ic layout mask designer jobs pay per hour?

As of Jul 25, 2026, the average hourly pay for internship ic layout mask designer in the United States is $16.33, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What does an Internship IC Layout Mask Designer do?

An Internship IC Layout Mask Designer assists in creating detailed layouts for integrated circuit (IC) chips using specialized design software. They work under the supervision of experienced engineers to translate circuit schematics into physical layouts, ensuring that all design rules and manufacturing requirements are met. Interns may also help with design checks, participate in design reviews, and learn about semiconductor manufacturing processes. This role provides hands-on experience in the microelectronics industry, helping interns develop technical and teamwork skills relevant to IC design.

What is the difference between Internship Ic Layout Mask Designer vs IC Design Engineer?

AspectInternship Ic Layout Mask DesignerIC Design Engineer
CredentialsTypically pursuing or recent graduate in Electrical Engineering or related fieldBachelor's or Master's in Electrical Engineering, VLSI Design, or similar
Work EnvironmentDesign labs, CAD software, collaborative teamsDesign teams, simulation tools, project-based
Industry UsageFoundries, semiconductor companies, research labsSemiconductor companies, integrated circuit firms
Search & ComparisonOften compared for entry-level roles and trainingMore advanced, focused on full chip design

The Internship Ic Layout Mask Designer role focuses on creating physical layouts for semiconductor masks, often as an entry-level position. In contrast, an IC Design Engineer handles the entire chip design process, requiring more experience and advanced skills. Both roles are essential in the semiconductor industry but differ mainly in scope and experience level.

What are the key skills and qualifications needed to thrive as an Internship IC Layout Mask Designer, and why are they important?

Success as an Internship IC Layout Mask Designer requires a foundation in electrical engineering or a related field, strong understanding of semiconductor physics, and basic knowledge of IC design principles. Familiarity with EDA tools such as Cadence Virtuoso or Synopsys, as well as an understanding of design rule checking (DRC) and layout versus schematic (LVS) verification, is highly valuable. Attention to detail, problem-solving ability, and effective communication skills help interns collaborate with senior designers and accurately implement complex layouts. These skills and qualities are essential to ensure precise, manufacturable designs that meet performance and reliability standards in the semiconductor industry.

What are some common challenges faced by IC Layout Mask Designer interns, and how can they effectively overcome them?

As an IC Layout Mask Designer intern, you may encounter challenges such as learning specialized EDA (Electronic Design Automation) tools, understanding strict design rules, and interpreting complex circuit schematics. Collaborating closely with senior designers and asking clarifying questions can help you quickly get up to speed. Regularly reviewing layout guidelines, participating in team design reviews, and practicing with real-world design projects will also enhance your skills and confidence. Embracing feedback and staying organized are key to successfully managing the steep learning curve in this technical and detail-oriented role.
More about Internship Ic Layout Mask Designer jobs
What cities are hiring for Internship Ic Layout Mask Designer jobs? Cities with the most Internship Ic Layout Mask Designer job openings:
What are the most commonly searched types of Ic Layout Mask Designer jobs? The most popular types of Ic Layout Mask Designer jobs are:
What states have the most Internship Ic Layout Mask Designer jobs? States with the most job openings for Internship Ic Layout Mask Designer jobs include:
What job categories do people searching Internship Ic Layout Mask Designer jobs look for? The top searched job categories for Internship Ic Layout Mask Designer jobs are:
Infographic showing various Internship Ic Layout Mask Designer job openings in the United States as of July 2026, with employment types broken down into 88% Full Time, 7% Part Time, 1% Temporary, and 4% Contract. Highlights an 88% Physical, 6% Hybrid, and 6% Remote job distribution, with an average salary of $33,957 per year, or $16.3 per hour.
RFIC Layout Designer (RFIC Engineering)

RFIC Layout Designer (RFIC Engineering)

SpaceX

Redmond, WA • On-site

$120K - $175K/yr

Other

Medical, Dental, Vision, Life, Retirement, PTO

Posted 15 days ago


SpaceX rating

8.8

Company rating: 8.8 out of 10

Based on 146 frontline employees who took The Breakroom Quiz

8th of 63 rated aerospace companies


Job description

RFIC LAYOUT DESIGNER (RFIC ENGINEERING)
At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe. 
We are seeking motivated, proactive, and intellectually curious engineers who will work alongside world-class cross-disciplinary teams (systems architecture, ASIC design, firmware, pre-silicon verification, post-silicon validation, product engineering, manufacturing/production, and more). In this role, you will be on a team working on multiple silicon projects that are driving more integration, lower power, mixed signal architectures and advanced silicon technology for deployment in space and ground infrastructures. You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and RFIC designs. 

RESPONSIBILITIES:

  • Work with the integrated circuit designers and chip leads to determine the chip floor plan; this includes strategies for power and ground distribution as well as working with packaging engineer to determine pad locations
  • Accurately estimate the schedule for the layout work and identify areas of complexity that need early investigation
  • Perform layout of custom RF and analog circuit blocks with attention to matching and minimizing parasitic capacitance in the layout
  • Perform design rule checking, electrical rule checking and layout versus schematic checks and resolve errors
  • Perform top-level layout integration with electrostatic discharge structures and pad assembly and perform final tape out (including density fill, running design for manufacturability checks and sharing GDS with the foundry)
  • Work with EDA suppliers to trial new tools and features
  • Generate guides and demos for others in the team to showcase improvements in layout technique

BASIC QUALIFICATIONS:

  • Bachelor's degree in electrical or computer engineering and 1+ years of professional experience as an IC layout designer; OR 3+ years of professional experience with integrated circuit layout design in lieu of a degree

PREFERRED SKILLS AND EXPERIENCE:

  • Strong analog layout skills
  • Experience in advanced node IC layouts such as 22nm, 16nm, 7nm, 5nm or below
  • Experience in layout of circuits with frequencies up to 50GHz
  • Experience in layout of sensitive RF blocks such as low noise amplifiers, voltage controlled oscillators and mixers
  • Experience with skill programming
  • Experience with shell scripting, Perl, Python or similar language
  • Experience managing revision control systems
  • Experience with circuit design
  • Understanding of layout considerations for device matching, coupling and noise isolation
  • Working knowledge of Linux
  • Excellent communication skills (both oral and written) are required
  • Able to work independently on challenging problems

ADDITIONAL REQUIREMENTS:

  • Must be willing to work extended hours and weekends as needed to meet critical milestones
COMPENSATION AND BENEFITS:
Pay Range:
Level 1: $105,000.00 - $145,000.00
Level 2: $120,000.00 - $175,000.00

Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees in Washington State accrue paid sick time in compliance with state and federal law. Company shuttles are offered to employees for roundtrip travel from select Seattle locations to the SpaceX Redmond office Monday to Friday.


What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom