ZipRecruiter

Log In

2

Entry Level Ic Layout Mask Designer Jobs (NOW HIRING)

Neuralink

Analog IC Layout Engineer

South San Francisco, CA · On-site

$83K - $139K/yr

You will have the opportunity to collaborate closely with chip designers, electrical engineers ... Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required Qualifications: * 2+ years ...

Texas Instruments

RET Layout/Mask Engineer

Dallas, TX · On-site

We offer competitive pay and benefits designed to help you and your family live your best life ... Layout/Mask design. Preferred qualifications: * Hands-on experience in design or PDK development ...

Micron

Senior Layout Designer - Pathfinding

Boise, ID · On-site

As a Senior Layout Designer, you will develop and prepare multi-dimensional layouts. You will ... IC layout design experience with NAND, DRAM, and/or SRAM * Programming skills and leveraging ...

Texas Instruments

Analog IC Design Engineer

Dallas, TX · On-site

Direct IC layout to ensure performance, reliability, and manufacturability * Characterize silicon ... We offer competitive pay and benefits designed to help you and your family live your best life.

Texas Instruments

Analog IC Design Engineer

Dallas, TX · On-site

Direct IC layout to ensure performance, reliability, and manufacturability * Characterize silicon ... We offer competitive pay and benefits designed to help you and your family live your best life.

Cspeed

Package Design & Layout Engineer

Palo Alto, CA · On-site

Cadence Allegro Package Designer / APD+ / SiP, Siemens Xpedition Package Designer, Synopsys IC ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...

Apple

Analog IC Design Engineer

Cupertino, CA · On-site

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

Apple

Analog IC Design Engineer

Cupertino, CA · On-site

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

Solvenow Inc.

Layout Designer

Portland, OR

Contribute to continuous improvement of layout standards and best practices In addition to the responsibilities of entry-level designers, intermediate-level designers are responsible for production ...

Cspeed

Package Design & Layout Engineer

Palo Alto, CA · On-site

Cadence Allegro Package Designer / APD+ / SiP, Siemens Xpedition Package Designer, Synopsys IC ... Familiarity with mask and RDL vendor flows, GDS-based layout environments (Virtuoso, KLayout), and ...

PDF Solutions

Senior Layout Extraction Engineer

Midvale, UT · On-site

$120K - $160K/yr

... mask fabrication and design rules (DRC) o Software/Tool Proficiency · Experience with OPC/Mask ... designs based on customer/internal feedback · Ability to read and understand English technical ...

PDF Solutions

Senior Layout Extraction Engineer

Midvale, UT · On-site

$120K - $160K/yr

... mask fabrication and design rules (DRC) o Software/Tool Proficiency • Experience with OPC/Mask ... designs based on customer/internal feedback • Ability to read and understand English technical ...

Apple

Analog IC Design Engineer

Cupertino, CA

$129K - $225K/yr

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

Apple

Analog IC Design Engineer

Cupertino, CA

$129K - $225K/yr

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

Apple

Analog IC Design Engineer

Cupertino, CA

$129K - $225K/yr

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

Apple

Analog IC Design Engineer

Cupertino, CA

$129K - $225K/yr

Drive mask design to implement layout view of designs. Top-level simulations to validate top-level ... it applies to analog IC designs Proven working experience in using spectrum analyzers ...

next page

Showing results 1-20

All JobsIc Layout Mask Designer JobsEntry Level Ic Layout Mask Designer Jobs

Entry Level Ic Layout Mask Designer information

See salary details

$150K

$175K

$197K

How much do entry level ic layout mask designer jobs pay per year?

As of Aug 11, 2026, the average yearly pay for entry level ic layout mask designer in the United States is $175,000.00, according to ZipRecruiter salary data. Most workers in this role earn between $162,500.00 and $187,500.00 per year, depending on experience, location, and employer.

What does an entry level IC layout mask designer do?

An Entry Level IC Layout Mask Designer is responsible for creating the physical layouts of integrated circuits (ICs) based on schematic diagrams and design rules. They use specialized software to design the mask patterns that will be used in semiconductor manufacturing. Their work ensures that the final chip meets functional, performance, and manufacturing requirements. They collaborate closely with circuit designers and verification engineers to optimize layouts and resolve design issues. This role is often a starting point for a career in IC design and fabrication.

What are the key skills and qualifications needed to thrive as an entry level IC layout mask designer?

To thrive as an Entry Level IC Layout Mask Designer, you need a solid understanding of semiconductor physics, circuit design fundamentals, and a relevant degree in electrical engineering or a related field. Familiarity with industry-standard EDA tools such as Cadence Virtuoso or Mentor Graphics, and knowledge of design rules and verification processes, are typically required. Attention to detail, problem-solving abilities, and effective communication are crucial soft skills for collaborating with engineers and ensuring design accuracy. These competencies are essential for producing high-quality, manufacturable integrated circuit layouts that meet stringent specifications and project timelines.

What are some typical challenges faced by entry level IC layout mask designers, and how can they overcome them?

Entry-level IC layout mask designers often encounter challenges such as mastering complex design software, understanding stringent design rules, and collaborating with cross-functional teams. Adjusting to the fast pace of project cycles and ensuring accuracy in layout to meet manufacturing requirements can also be demanding. To overcome these challenges, new designers should seek mentorship from experienced colleagues, actively participate in team meetings to clarify requirements, and practice using industry-standard EDA tools to build confidence and proficiency.

What is the difference between Entry Level Ic Layout Mask Designer vs Entry Level Semiconductor Process Engineer?

AspectEntry Level Ic Layout Mask DesignerEntry Level Semiconductor Process Engineer
CredentialsAssociate's or Bachelor's in Electrical Engineering, MicroelectronicsAssociate's or Bachelor's in Chemical, Materials, or Electrical Engineering
Work EnvironmentDesign labs, cleanrooms, CAD softwareManufacturing facilities, labs, process development
Industry UsageSemiconductor fabrication, chip designSemiconductor manufacturing, process optimization
Common Search/ComparisonDesign-focused, layout, mask creationProcess-focused, fabrication, process steps

The Entry Level Ic Layout Mask Designer primarily focuses on creating detailed mask layouts for semiconductor chips using CAD tools, working closely with design teams. In contrast, the Entry Level Semiconductor Process Engineer concentrates on developing and optimizing manufacturing processes. While both roles require a background in electrical or materials engineering and involve working in semiconductor environments, their core responsibilities differ—design versus process development.

What cities are hiring for Entry Level Ic Layout Mask Designer jobs? Cities with the most Entry Level Ic Layout Mask Designer job openings:
What are the most commonly searched types of Ic Layout Mask Designer jobs? The most popular types of Ic Layout Mask Designer jobs are:
What states have the most Entry Level Ic Layout Mask Designer jobs? States with the most job openings for Entry Level Ic Layout Mask Designer jobs include:
Entry Level Ic Layout Mask Designer jobs near you

Analog IC Layout Engineer

Neuralink

South San Francisco, CA

Full-time

Re-posted 14 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation 

Apply