ZipRecruiter

Log In

2

Entry Level Ic Layout Mask Designer Jobs in Texas

Texas Instruments

RET Layout/Mask Engineer

Dallas, TX · On-site

We offer competitive pay and benefits designed to help you and your family live your best life ... Layout/Mask design. Preferred qualifications: * Hands-on experience in design or PDK development ...

Texas Instruments

Analog IC Design Engineer

Dallas, TX · On-site

Direct IC layout to ensure performance, reliability, and manufacturability * Characterize silicon ... We offer competitive pay and benefits designed to help you and your family live your best life.

Texas Instruments

Analog IC Design Engineer

Dallas, TX · On-site

Direct IC layout to ensure performance, reliability, and manufacturability * Characterize silicon ... We offer competitive pay and benefits designed to help you and your family live your best life.

Texas Instruments

Digital IC Design Engineer

Dallas, TX · On-site

$123K/yr

Supervise IC layout of digital blocks to ensure timing, power, and signal integrity requirements ... We offer competitive pay and benefits designed to help you and your family live your best life.

Texas Instruments

Digital IC Design Engineer

Dallas, TX · On-site

$123K/yr

Supervise IC layout of digital blocks to ensure timing, power, and signal integrity requirements ... We offer competitive pay and benefits designed to help you and your family live your best life.

Apple

Digital Layout Design Engineer

Austin, TX · On-site

You will be part of an exciting silicon design group that is responsible for designing ... advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

You will be part of an exciting silicon design group that is responsible for designing ... advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

You will be part of an exciting silicon design group that is responsible for designing ... advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

You will be part of an exciting silicon design group that is responsible for designing ... advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

You will be part of an exciting silicon design group that is responsible for designing ... advanced CAD tools, mask design knowledge to layout corrections and robust physical design ...

next page

Showing results 1-20

All JobsIc Layout Mask Designer JobsEntry Level Ic Layout Mask Designer JobsEntry Level Ic Layout Mask Designer Jobs in Texas

Entry Level Ic Layout Mask Designer information

What does an Entry Level IC Layout Mask Designer do?

An Entry Level IC Layout Mask Designer is responsible for creating the physical layouts of integrated circuits (ICs) based on schematic diagrams and design rules. They use specialized software to design the mask patterns that will be used in semiconductor manufacturing. Their work ensures that the final chip meets functional, performance, and manufacturing requirements. They collaborate closely with circuit designers and verification engineers to optimize layouts and resolve design issues. This role is often a starting point for a career in IC design and fabrication.

What are the key skills and qualifications needed to thrive as an Entry Level IC Layout Mask Designer, and why are they important?

To thrive as an Entry Level IC Layout Mask Designer, you need a solid understanding of semiconductor physics, circuit design fundamentals, and a relevant degree in electrical engineering or a related field. Familiarity with industry-standard EDA tools such as Cadence Virtuoso or Mentor Graphics, and knowledge of design rules and verification processes, are typically required. Attention to detail, problem-solving abilities, and effective communication are crucial soft skills for collaborating with engineers and ensuring design accuracy. These competencies are essential for producing high-quality, manufacturable integrated circuit layouts that meet stringent specifications and project timelines.

What are some typical challenges faced by entry-level IC layout mask designers, and how can they overcome them?

Entry-level IC layout mask designers often encounter challenges such as mastering complex design software, understanding stringent design rules, and collaborating with cross-functional teams. Adjusting to the fast pace of project cycles and ensuring accuracy in layout to meet manufacturing requirements can also be demanding. To overcome these challenges, new designers should seek mentorship from experienced colleagues, actively participate in team meetings to clarify requirements, and practice using industry-standard EDA tools to build confidence and proficiency.

What is the difference between Entry Level Ic Layout Mask Designer vs Entry Level Semiconductor Process Engineer?

AspectEntry Level Ic Layout Mask DesignerEntry Level Semiconductor Process Engineer
CredentialsAssociate's or Bachelor's in Electrical Engineering, MicroelectronicsAssociate's or Bachelor's in Chemical, Materials, or Electrical Engineering
Work EnvironmentDesign labs, cleanrooms, CAD softwareManufacturing facilities, labs, process development
Industry UsageSemiconductor fabrication, chip designSemiconductor manufacturing, process optimization
Common Search/ComparisonDesign-focused, layout, mask creationProcess-focused, fabrication, process steps

The Entry Level Ic Layout Mask Designer primarily focuses on creating detailed mask layouts for semiconductor chips using CAD tools, working closely with design teams. In contrast, the Entry Level Semiconductor Process Engineer concentrates on developing and optimizing manufacturing processes. While both roles require a background in electrical or materials engineering and involve working in semiconductor environments, their core responsibilities differ—design versus process development.

What are the most commonly searched types of Ic Layout Mask Designer jobs in Texas? The most popular types of Ic Layout Mask Designer jobs in Texas are:
What cities in Texas are hiring for Entry Level Ic Layout Mask Designer jobs? Cities in Texas with the most Entry Level Ic Layout Mask Designer job openings:
Entry Level Ic Layout Mask Designer jobs near you

Senior IC Layout Engineer (TSMC 12/16nm)

Technical Link

Dallas, TX • On-site

Other

Posted 10 days ago

Job description

Plano, TX (right outside Dallas)

Duration – 3 months

Manager feedback: 

I need TSMC12/16 expertise that can start asap with 100% familiarity with the node

I am looking for a layout engineer to cover an overload. The need is to have experience in TSMC12/16 or TSMC lower nodes.

Position Overview

We are seeking an experienced IC Layout Engineer to support a high-priority project and help address increased design workload. The ideal candidate will have strong custom IC layout experience with advanced TSMC process technologies and a proven track record of delivering high-quality layouts in complex semiconductor designs.

Key Responsibilities

  • Perform custom IC layout design for analog, mixed-signal, and/or digital integrated circuits.
  • Create and verify transistor-level layouts while ensuring compliance with foundry design rules.
  • Work closely with design, verification, and physical design teams to achieve performance, area, and reliability targets.
  • Execute layout verification activities including DRC, LVS, ERC, and parasitic extraction.
  • Support layout optimization for performance, power, and manufacturability.
  • Collaborate with cross-functional teams to meet project schedules and tapeout milestones.

Required Qualifications

  • Proven experience as an IC Layout Engineer in advanced semiconductor process technologies.
  • Hands-on layout experience with TSMC 12nm, 16nm, or more advanced process nodes.
  • Strong understanding of semiconductor fabrication processes and physical design methodologies.
  • Experience performing DRC, LVS, and parasitic extraction signoff.
  • Proficiency with industry-standard EDA tools such as Cadence Virtuoso and Calibre.
  • Ability to work independently and contribute immediately in a fast-paced development environment.

Preferred Qualifications

  • Experience with FinFET technologies.
  • Background in high-speed, mixed-signal, RF, networking, AI/ML, or data center semiconductor products.
  • Prior tapeout experience in advanced TSMC nodes.
  • Strong communication and collaboration skills.

Duration

Contract opportunity with the potential for extension based on project needs.

Apply