ZipRecruiter

Log In

1

Internship Ic Layout Mask Designer Jobs (NOW HIRING)

Analogdevices

Lead Analog IC Layout Engineer

Wilmington, MA · On-site

$134K - $201K/yr

Lead Analog IC Layout Engineer About the ATE Group: The Automatic Test Equipment (ATE) organization ... As a Lead Designer, Layout, you hold a senior technical position working on our most complex layout ...

Analog Devices

Lead Analog IC Layout Engineer

Wilmington, MA · On-site

$134K - $201K/yr

Lead Analog IC Layout Engineer About the ATE Group: The Automatic Test Equipment (ATE) organization ... As a Lead Designer, Layout, you hold a senior technical position working on our most complex layout ...

Analog Devices

Principal IC Layout Engineer

Wilmington, MA · On-site

$159K - $239K/yr

Principal IC Layout Engineer About the ATE Group: The Automatic Test Equipment (ATE) organization ... As a Principal Designer, Layout, you are a recognized expert within ADI, working on uniquely ...

Analogdevices

Principal IC Layout Engineer

Wilmington, MA · On-site

$159K - $239K/yr

Principal IC Layout Engineer About the ATE Group: The Automatic Test Equipment (ATE) organization ... As a Principal Designer, Layout, you are a recognized expert within ADI, working on uniquely ...

Nvidia

OR · Hybrid

The role entails working collaboratively and multi-functionally with a multi-disciplinary team of Circuit designers and mask designers. * Perform physical layout for digital and mixed-signal ...

Qualcomm

Mask Layout Designer

San Diego, CA · On-site

QCT WAN RFIC design group is seeking an experienced Mask Layout Designer to fulfill both block and project lead level roles working in a very large team environment. Responsibilities will vary ...

SpaceX

RFIC Layout Designer (RFIC Engineering)

Irvine, CA · On-site

$115K - $145K/yr

You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and ...

SpaceX

RFIC Layout Designer (RFIC Engineering)

Redmond, WA · On-site

$115K - $145K/yr

You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and ...

next page

Showing results 1-20

All JobsIc Layout Mask Designer JobsInternship Ic Layout Mask Designer Jobs

Internship Ic Layout Mask Designer information

See salary details

$6

$16

$23

How much do internship ic layout mask designer jobs pay per hour?

As of Jun 9, 2026, the average hourly pay for internship ic layout mask designer in the United States is $16.33, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $19.23 per hour, depending on experience, location, and employer.

What does an Internship IC Layout Mask Designer do?

An Internship IC Layout Mask Designer assists in creating detailed layouts for integrated circuit (IC) chips using specialized design software. They work under the supervision of experienced engineers to translate circuit schematics into physical layouts, ensuring that all design rules and manufacturing requirements are met. Interns may also help with design checks, participate in design reviews, and learn about semiconductor manufacturing processes. This role provides hands-on experience in the microelectronics industry, helping interns develop technical and teamwork skills relevant to IC design.

What is the difference between Internship Ic Layout Mask Designer vs IC Design Engineer?

AspectInternship Ic Layout Mask DesignerIC Design Engineer
CredentialsTypically pursuing or recent graduate in Electrical Engineering or related fieldBachelor's or Master's in Electrical Engineering, VLSI Design, or similar
Work EnvironmentDesign labs, CAD software, collaborative teamsDesign teams, simulation tools, project-based
Industry UsageFoundries, semiconductor companies, research labsSemiconductor companies, integrated circuit firms
Search & ComparisonOften compared for entry-level roles and trainingMore advanced, focused on full chip design

The Internship Ic Layout Mask Designer role focuses on creating physical layouts for semiconductor masks, often as an entry-level position. In contrast, an IC Design Engineer handles the entire chip design process, requiring more experience and advanced skills. Both roles are essential in the semiconductor industry but differ mainly in scope and experience level.

What are the key skills and qualifications needed to thrive as an Internship IC Layout Mask Designer, and why are they important?

Success as an Internship IC Layout Mask Designer requires a foundation in electrical engineering or a related field, strong understanding of semiconductor physics, and basic knowledge of IC design principles. Familiarity with EDA tools such as Cadence Virtuoso or Synopsys, as well as an understanding of design rule checking (DRC) and layout versus schematic (LVS) verification, is highly valuable. Attention to detail, problem-solving ability, and effective communication skills help interns collaborate with senior designers and accurately implement complex layouts. These skills and qualities are essential to ensure precise, manufacturable designs that meet performance and reliability standards in the semiconductor industry.

What are some common challenges faced by IC Layout Mask Designer interns, and how can they effectively overcome them?

As an IC Layout Mask Designer intern, you may encounter challenges such as learning specialized EDA (Electronic Design Automation) tools, understanding strict design rules, and interpreting complex circuit schematics. Collaborating closely with senior designers and asking clarifying questions can help you quickly get up to speed. Regularly reviewing layout guidelines, participating in team design reviews, and practicing with real-world design projects will also enhance your skills and confidence. Embracing feedback and staying organized are key to successfully managing the steep learning curve in this technical and detail-oriented role.
More about Internship Ic Layout Mask Designer jobs
What cities are hiring for Internship Ic Layout Mask Designer jobs? Cities with the most Internship Ic Layout Mask Designer job openings:
What are the most commonly searched types of Ic Layout Mask Designer jobs? The most popular types of Ic Layout Mask Designer jobs are:
What states have the most Internship Ic Layout Mask Designer jobs? States with the most job openings for Internship Ic Layout Mask Designer jobs include:
What job categories do people searching Internship Ic Layout Mask Designer jobs look for? The top searched job categories for Internship Ic Layout Mask Designer jobs are:
Internship Ic Layout Mask Designer jobs near you
Infographic showing various Internship Ic Layout Mask Designer job openings in the United States as of May 2026, with employment types broken down into 72% Full Time, 22% Part Time, and 6% Contract. Highlights an 90% Physical, 3% Hybrid, and 7% Remote job distribution, with an average salary of $33,957 per year, or $16.3 per hour.
Sr IC Layout Designer ( Onsite - Irvine CA)

Sr IC Layout Designer ( Onsite - Irvine CA)

Encore Semi, Inc.

Irvine, CA • On-site

$130K - $160K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted 17 days ago

Job description

POSITION DETAILS:
You will be part of the Encore Semi design and circuit layout team, creating next generation products for commercial, civil and space missions. You will work as part of a team with the RFIC/Mixed Signal Designers and Layout Designers on chip layout and custom analog and RFIC IP blocks in technologies down to 3 nm.
Location:  100% on-site in Irvine CA
Full-time: Salary + Benefits + Bonuses / Contractor
Work Status: Must be US citizen or Lawful Permanent Resident.
Responsibilities:
Working with IC designers and chip leads to determine the chip and block floorplan, including strategies for power and ground distribution.
Performing layout of custom RF and analog circuit blocks with attention to matching and minimizing parasitics in the layout.
Accurately estimating the schedule for the layout work and identifying areas of complexity that needs early investigation.
Performing DRC, ERC and LVS checks and resolving errors.
Key Qualifications:
  • Strong analog layout skills.
  • Expert-level knowledge with Cadence Virtuoso tool suite.
  • Expert-level knowledge with Mentor Graphics Calibre.
  • Strong experience in advanced node IC layout, must have experience in 7 nm (FinFET) or below.
  • The ideal candidate has experience with TSMC 3/4/5nm technology. 
  • Experience with layout of analog blocks ADC / DAC / PLLs.  
  • Experience with 112G SerDes layout a plus.
  • Understand layout considerations for device matching, coupling and noise isolation.
The anticipated annual base salary for this position is between $130,000 to $160,000, which also includes a comprehensive benefits package.
Full-Time Benefits:
• 15 days of PTO per calendar year
• 10 paid Holidays per calendar year
• Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
• Dental & Vision: Company covers 50% of premiums for Employee and Dependents
• Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
• Employee Assistant Program (EAP)
• 401k - Traditional & Roth
• Life/AD&D and Long-Term Disability
• Tuition reimbursement
Equal Opportunity Policy Statement
Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.
Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.