1

Internship Asic Rtl Design Engineer Jobs in Baltimore, MD

Amentum Seeking an experienced senior HW/SW Design Engineer to join a small team to design, develop ... This role combines hardware design responsibilities (FPGA RTL development, timing closure, resource ...

Purpose and Impact Amentum Seeking an experienced senior HW/SW Design Engineer to join a small team ... This role combines hardware design responsibilities (FPGA RTL development, timing closure, resource ...

Engineer Digital 3

Linthicum, MD · On-site

$70 - $80/hr

Design and develop FPGA-based digital logic for advanced space and satellite applications ... Bachelor's Degree in a STEM discipline with 6-8 years of FPGA or Digital ASIC development ...

Showing results 41-60

Internship Asic Rtl Design Engineer information

See Baltimore, MD salary details

$93.4K

$149.2K

$200.7K

How much do internship asic rtl design engineer jobs pay per year?

As of Sep 15, 2026, the average yearly pay for internship asic rtl design engineer in Baltimore, MD is $149,240.00, according to ZipRecruiter salary data. Most workers in this role earn between $130,700.00 and $178,900.00 per year, depending on experience, location, and employer.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Baltimore, MD?

The most popular types of Asic Rtl Design Engineer jobs in Baltimore, MD are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Baltimore, MD?

For Internship Asic Rtl Design Engineer jobs in Baltimore, MD, the most frequently searched job titles are:

Senior Hardware/ Software Design Engineer

Annapolis Junction, MD • On-site

Bigbear.ai
Software Development • 501 - 1,000 employees

$114K/yr

Full-time

Re-posted 13 days ago


Job description

Residency
All applicants must currently reside in the United States
Overview
BigBear.ai is seeking an experienced senior HW/SW Design Engineer to join a small team to design, develop, construct, and test electronic hardware (FPGA) and software processing components for subsystems supporting RF communication and collection systems. This position requires expertise in FPGA development, digital signal processing implementation, and software-hardware integration to support mission critical requirements. The engineer will lead technical design efforts, implement DSP algorithms and associated technical components in FPGA hardware, integrate with existing Linux code bases, bridge FPGA to software stack connection, plus document those efforts.
What you will do
This role combines hardware design responsibilities (FPGA RTL development, timing closure, resource optimization) with software development (integration code, system-level software) to deliver complete subsystem solutions. The engineer will work to implement DSP and associated technical components in FPGA for code base integration.
What you need to have
  • Bachelor's degree plus 8-years of relevant experience or equivalent.
  • An Active TS/SCI with Poly
  • Strong experience required for FPGA coding, Digital Signal Processing theory & application, Interfacing FPGA code with existing code bases and software
  • Knowledge of signal processing blocks and related DSP components, Linux OS, coding ability in C and C++

What we'd like you to have
Additional experience with Vivado required; experience with Epiq Solution PDK preferred
Pay transparency
Please note the targeted compensation range is provided as an estimate, and any actual compensation offer may vary depending on the needs of the company, or an applicant's skillset, competencies, experience, education, certifications, location, or other factors. The estimated range does not include the value of any benefits offered.
About BigBear.ai
BigBear.ai is a leading provider of AI-powered decision intelligence solutions for national security, supply chain management, and digital identity. Customers and partners rely on Bigbear.ai's predictive analytics capabilities in highly complex, distributed, mission-based operating environments. Headquartered in McLean, Virginia, BigBear.ai is a public company traded on the NYSE under the symbol BBAI. For more information, visit https://bigbear.ai/ and follow BigBear.ai on LinkedIn: @BigBear.ai and X: @BigBearai.
BigBear.ai is an Equal opportunity employer all protected groups, including protected veterans and individuals with disabilities.