1

Ic Package Design Engineer Jobs (NOW HIRING)

IC Package Design / Development Role Overview We are seeking an experienced IC Packaging Engineer to drive next-generation package architecture, design, and productization using advanced node silicon ...

Nokia Bell Labs is seeking a High-Speed Package Design Engineer to drive the design, simulation, and validation of advanced IC packages for high-performance RF, photonics, and mixed-signal systems.

Work with IC design, system design, package Signal Integrity (SI)/Power Integrity (PI) & thermal engineering teams to design custom interposer and substrates * Work with SoC design teams to optimize ...

Apply Early

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs. You will be part ...

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs. You will be part ...

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs. You will be part ...

Package Design Engineer

San Jose, CA · On-site

$141K - $226K/yr

Broadcom is seeking an experienced IC package-design engineer for complex flip-chip-BGA packages for industry-leading ASICs with high-speed SerDes and very-high-power delivery needs. You will be part ...

Amkor Technology is currently hiring an IC package Design Engineer for its Tempe, AZ location. This position requires the ability to create high-quality IC package designs and detailed engineering ...

next page

Showing results 1-20

Ic Package Design Engineer information

See salary details

$90K

$136.5K

How much do ic package design engineer jobs pay per year?

As of Jul 7, 2026, the average yearly pay for ic package design engineer in the United States is $135,040.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is an IC Package Design Engineer job?

An IC Package Design Engineer is responsible for designing and developing semiconductor chip packaging to ensure electrical, thermal, and mechanical performance. They work with cross-functional teams to optimize package layouts, material selection, and manufacturing processes. Their role involves using CAD tools, simulation software, and collaborating with fabrication and assembly teams to meet product requirements.

What are the key skills and qualifications needed to thrive in the Ic Package Design Engineer position, and why are they important?

Success as an IC Package Design Engineer requires a strong background in electrical engineering, semiconductor packaging principles, and CAD software proficiency, typically supported by a relevant engineering degree. Familiarity with electronic design automation (EDA) tools such as Cadence or Mentor Graphics, and knowledge of industry standards like JEDEC, are highly valuable. Excellent problem-solving, attention to detail, and effective communication skills help navigate complex design challenges and collaborate with cross-functional teams. These abilities are crucial for ensuring robust package designs that meet performance, cost, and manufacturability requirements in the fast-paced semiconductor industry.

What are some common daily responsibilities for an IC Package Design Engineer?

IC Package Design Engineers typically spend their days designing and simulating semiconductor package layouts, reviewing schematics, and ensuring designs meet electrical and thermal requirements. They collaborate closely with PCB designers, test engineers, and manufacturing teams to optimize the package for performance and ease of assembly. Daily work also involves troubleshooting design issues, interacting with vendors for material selection, and participating in design reviews alongside multidisciplinary teams. The role balances hands-on technical tasks with communication, making cross-team coordination a key part of the job.

More about Ic Package Design Engineer jobs
What states have the most Ic Package Design Engineer jobs? States with the most job openings for Ic Package Design Engineer jobs include:
What job categories do people searching Ic Package Design Engineer jobs look for? The top searched job categories for Ic Package Design Engineer jobs are:
Infographic showing various Ic Package Design Engineer job openings in the United States as of July 2026, with employment types broken down into 89% Full Time, 8% Part Time, and 3% Contract. Highlights an 87% Physical, 3% Hybrid, and 10% Remote job distribution, with an average salary of $135,040 per year, or $64.9 per hour.
IC Package Design / Development

IC Package Design / Development

Broadcom

Irvine, CA

$108K - $192K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 10 days ago


Broadcom rating

8.7

Company rating: 8.7 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

11th of 141 rated electronics manufacturers


Job description

Please Note:

1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

IC Package Design / Development

Role Overview

We are seeking an experienced IC Packaging Engineer to drive next-generation package architecture, design, and productization using advanced node silicon (7nm, 5nm, 3nm and beyond). This role partners closely with chip design, system design, SI/PI, thermal, and manufacturing teams to define and deliver industry-leading package solutions. The ideal candidate has deep technical expertise in substrate design, floor-planning, bump architecture, advanced materials, and HVM execution.

Key Responsibilities

Package Architecture, Co-Design & Optimization

  • Collaborate with chip design and analog/digital IP/PHY teams (224G/112G SerDes, PCIe Gen 6/7, ADC/DAC, etc.) to optimize chip floorplan, die bump patterns, and IO architecture for advanced node products.

  • Co-optimize package stack-up, layer count, escape routing, BGA pattern, and power integrity architecture aligned to system and manufacturing requirements.

  • Interpret SI/PI parameters (RL, IL, NEXT/FEXT, etc.) to drive signal integrity optimization.

Package Design & Integration

  • Work with IC design, system engineering, SI/PI, and thermal teams to perform BGA substrate design using Cadence APD or equivalent tools.

  • Ensure package designs meet SI/PI, mechanical, high-power thermal and reliability targets.

  • Define and refine assembly BOM, process flows, and design rules for advanced packaging technologies.

  • Define POR for new silicon nodes including bump metallization, geometry, and process requirements.

  • Drive implementation, optimization, and HVM qualification of new package / assembly technologies.

Program Management & Cross-Functional Execution

  • Own packaging deliverables from concept through substrate design, development, qualification, and high-volume manufacturing.

  • Lead interactions with assembly, substrate, and manufacturing partners for NPI bring-up and production ramp.

  • Provide sustaining support during HVM, including multi-source enablement.

  • Work closely with QA, product/test engineering, and customer teams to diagnose and resolve quality, reliability, or manufacturing issues.

Required Qualifications

  • Bachelors and 8+ years or Masters degree and 6+ years or PhD and 3+ years of related experience;

  • BS/MS/PhD in Electrical Engineering (Preferred), Mechanical Engineering, Materials Science, or related field.

  • Extensive hands-on experience in advanced IC packaging for advanced silicon nodes.

  • Expertise in substrate design, SI/PI principles, thermal management, and high-speed IO packaging.

  • Strong understanding of high layer count, large body, flip chip BGA packaging technology

  • Proficiency in Cadence Allegro APD/SIP or comparable packaging design tools.

  • Experience working with global OSATs and substrate suppliers.

  • Proven ability to drive NPI through HVM with strong cross-functional leadership.

  • Excellent communication, documentation, and customer-facing skills.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $108,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.


What Broadcom employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom