1

Hls Engineer Jobs (NOW HIRING)

What You'll Work On As a member of the HLS research and engineering team, you will contribute to both production compiler systems and forward-lookingresearch : * Design and develop next-generation ...

HLS Navigation Aerospace Engineer

Huntsville, AL ยท On-site

$90K - $110K/yr

The HLS Navigation Aerospace Engineer models the navigation systems of the Human Lander System (HLS) for NASA's HLS program. From sensor fusion and sensor model development to descent dynamics and ...

HLS Navigation Aerospace Engineer

Huntsville, AL ยท On-site

$90K - $110K/yr

The HLS Navigation Aerospace Engineer models the navigation systems of the Human Lander System (HLS) for NASA's HLS program. From sensor fusion and sensor model development to descent dynamics and ...

HLS Navigation Aerospace Engineer

Huntsville, AL ยท On-site

$90K - $110K/yr

The HLS Navigation Aerospace Engineer models the navigation systems of the Human Lander System (HLS) for NASA's HLS program. From sensor fusion and sensor model development to descent dynamics and ...

HLS Navigation Aerospace Engineer

Huntsville, AL ยท On-site

$90K - $110K/yr

The HLS Navigation Aerospace Engineer models the navigation systems of the Human Lander System (HLS) for NASA's HLS program. From sensor fusion and sensor model development to descent dynamics and ...

Project Engineer will support PM who leads and provide weekly statuses to the HLS program, working actions given by program (as needed) and presenting at program forums for items such as hardware ...

Project Engineer will support PM who leads and provide weekly statuses to the HLS program, working actions given by program (as needed) and presenting at program forums for items such as hardware ...

next page

Showing results 1-20

Hls Engineer information

See salary details

$39K

$101.8K

$137.5K

How much do hls engineer jobs pay per year?

As of Jul 11, 2026, the average yearly pay for hls engineer in the United States is $101,752.00, according to ZipRecruiter salary data. Most workers in this role earn between $84,000.00 and $116,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an HLS Engineer, and why are they important?

To thrive as an HLS Engineer, you need a strong background in digital design, hardware description languages (such as VHDL or Verilog), and experience with high-level synthesis tools, often supported by a degree in electrical or computer engineering. Familiarity with industry tools like Xilinx Vivado HLS, Intel FPGA SDK for OpenCL, and C/C++ programming is essential, along with relevant certifications in FPGA or ASIC design. Analytical thinking, problem-solving, and effective teamwork are crucial soft skills for optimizing designs and collaborating with cross-functional teams. These skills enable efficient hardware implementation, ensure product quality, and drive innovation in hardware acceleration projects.

What is an HLS Engineer?

An HLS Engineer is a professional who specializes in High-Level Synthesis (HLS), a process used in hardware design where behavioral descriptions written in high-level programming languages (like C, C++, or SystemC) are automatically transformed into hardware description languages (HDLs) such as VHDL or Verilog. HLS Engineers typically work on designing, optimizing, and verifying digital circuits for FPGAs or ASICs using HLS tools. Their expertise streamlines the hardware development process, enabling rapid prototyping and efficient implementation of complex algorithms in hardware.

What is the difference between Hls Engineer vs Video Streaming Engineer?

AspectHls EngineerVideo Streaming Engineer
Required CredentialsBachelor's in Computer Science or related field, knowledge of streaming protocolsBachelor's in Computer Science, experience with streaming technologies
Work EnvironmentMedia companies, streaming service providers, content delivery networksMedia companies, tech firms, streaming platforms
Employer & Industry UsageCommonly used in live and on-demand streaming services

The main difference is that an Hls Engineer specializes specifically in HTTP Live Streaming (HLS) protocols, focusing on implementing and optimizing HLS delivery. A Video Streaming Engineer has a broader role, working with multiple streaming protocols like HLS, DASH, and RTMP. Both roles require similar credentials and often work in similar environments, but the Hls Engineer's expertise is more protocol-specific, making them essential for projects centered on HLS technology.

How does an HLS Engineer typically collaborate with software and hardware teams during the development cycle?

As an HLS (High-Level Synthesis) Engineer, you will regularly collaborate with both software and hardware teams to ensure that algorithm specifications are correctly translated into efficient hardware designs. This usually involves working closely with software developers to understand the functional requirements and with hardware engineers to optimize the generated RTL for performance, area, and power. Cross-functional communication is common, especially during design reviews, integration, and verification phases, making strong teamwork and documentation skills essential. Being proactive in feedback loops and design iterations helps streamline the workflow and catch integration issues early.
More about Hls Engineer jobs
What states have the most Hls Engineer jobs? States with the most job openings for Hls Engineer jobs include:
Infographic showing various Hls Engineer job openings in the United States as of July 2026, with employment types broken down into 95% Full Time, 2% Part Time, and 3% Contract. Highlights an 87% Physical, 4% Hybrid, and 9% Remote job distribution, with an average salary of $101,752 per year, or $48.9 per hour.
High-Level Synthesis (HLS) Engineer

High-Level Synthesis (HLS) Engineer

Altera

San Jose, CA โ€ข On-site

Full-time

Posted 17 days ago


Job description

Job Details:Job Description:

About Altera

At Altera, our independence as the world's largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

Altera is at the forefront of programmable logic and hardware acceleration. Our mission is to empower developers and system architects to rapidly design and deploy next-generation systems using advanced FPGA and SoC technologies.

Within Altera, the High-Level Synthesis (HLS) team builds cutting-edge compiler systems that bridge the gap between software and hardware. We transform high-level programming models into highly optimized hardware implementations, enabling breakthroughs in AI, cloud infrastructure, and domain-specific acceleration.

We are looking fortalentwho are excited to push the boundaries of compilers, systems, and hardware/software co-design.

What You'll Work On
As a member of the HLS research and engineering team, you will contribute to bothproduction compiler systemsandforward-lookingresearch:

  • Design and develop next-generation compiler infrastructure for HLS

  • Invent and implement novel compiler passes, optimizations, and code transformations for hardware synthesis

  • Explore advanced compilation techniques for AI/ML workloads, including graph-level and system-level optimizations

  • Improve end-to-end compilation flow from C/C++ (and beyond) to RTL, focusing on performance, power, and area efficiency

  • Prototype and evaluate new ideas in collaboration with research and product teams

  • Contribute to publications, patents, and internal technical innovations

  • Work closely with hardware architects and domain experts to co-design future acceleration platforms

What We Offer

  • A collaborative environment whereresearch ideas turn into shipped products

  • Competitive compensationand benefits

  • Opportunities for career growth in both research and engineering tracks

  • A culture that values innovation, ownership, and technical excellence

Salary

The pay range below is for Bay Area California only. Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$133.2K- $192.8KUSD

We use artificial intelligence to screen, assess, or select applicants for the position.Applicants must be eligible for any required U.S. export authorizations.

#CG-1

Qualifications:

Minimum Qualifications

  • Bachelor's degree in Computer Science, Electrical Engineering, Computer Engineering, or a related field, with 3+ years of experience

  • Strong foundation in one or more of the following:

    • Compiler design (e.g., optimization, IR design, code generation)

    • Programming languages or systems

    • Computer architecture or digital design

  • Proficiency in C/C++ or similar systems programming languages

Preferred Qualifications

  • Research experience in compilers, HLS, or hardware/software co-design

  • Familiarity with LLVM, MLIR, or similar compiler infrastructures

  • Exposure to FPGA/ASIC design flows or hardware description languages (Verilog/VHDL)

  • Background in optimizing AI/ML workloads or domain-specific accelerators

  • Publications in relevant conferences or demonstrated research impact

Job Type: RegularShift:Shift 1 (United States of America)Primary Location:San Jose, California, United StatesAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.