1

From Home Soc Design Engineer Jobs (NOW HIRING)

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

... from concept to silicon bring-up. Work closely with physical design, DFT, and CAD teams to optimize ... IP for SoC integration. Provide support for pre-silicon verification and software/firmware ...

... from concept to silicon bring-up. Work closely with physical design, DFT, and CAD teams to optimize ... IP for SoC integration. Provide support for pre-silicon verification and software/firmware ...

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

SoC Design Engineer

Santa Clara, CA · On-site

$110K - $140K/yr

Knowledge of high performance and low power design techniques. * Knowledge of FPGA and emulation platforms. * Knowledge of SOC architecture. * Knowledge of assertion-based formal verification is a ...

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... from concept to silicon bring-up. Work closely with physical design, DFT, and CAD teams to optimize ... IP for SoC integration. Provide support for pre-silicon verification and software/firmware ...

... from concept to silicon bring-up. Work closely with physical design, DFT, and CAD teams to optimize ... IP for SoC integration. Provide support for pre-silicon verification and software/firmware ...

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

... RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW ... As a member of the team, you will work closely with SoC architects and IP developers to develop ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

You will work closely with SoC architects and IP developers to define debug features that meet the power, performance, and area goals. You will own the design for the debug and trace hub. You will ...

next page

Showing results 1-20

From Home Soc Design Engineer information

See salary details

$40.5K

$88.2K

$158.5K

How much do from home soc design engineer jobs pay per year?

As of Jun 9, 2026, the average yearly pay for from home soc design engineer in the United States is $88,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,000.00 and $98,500.00 per year, depending on experience, location, and employer.
More about From Home Soc Design Engineer jobs
What cities are hiring for From Home Soc Design Engineer jobs? Cities with the most From Home Soc Design Engineer job openings:
What are the most commonly searched types of Soc Design Engineer jobs? The most popular types of Soc Design Engineer jobs are:
What states have the most From Home Soc Design Engineer jobs? States with the most job openings for From Home Soc Design Engineer jobs include:
What job categories do people searching From Home Soc Design Engineer jobs look for? The top searched job categories for From Home Soc Design Engineer jobs are:
Infographic showing various From Home Soc Design Engineer job openings in the United States as of June 2026, with employment types broken down into 1% Locum Tenens, 2% As Needed, 19% Full Time, 64% Part Time, and 14% Contract. Highlights an 81% Physical, 6% Hybrid, and 13% Remote job distribution, with an average salary of $88,150 per year, or $42.4 per hour.
SoC Design Engineer

SoC Design Engineer

OMNIVISION

Santa Clara, CA

Full-time

Posted 2 days ago


Job description

Responsibilities :
  • Image sensor control or processing function design and verification
  • High speed interface (USB/MIPI) design and verification
  • Full-chip integration and verification
  • Chip bring-up, validation, and debugging
  • Participate in the FPGA development
  • Architecture, registers, interface and design documentation.            
Qualifications :
  • PhD or MSEE with some experience of digital design 
  • Familiar with digital design flow, including verilog RTL coding/simulation, synthesis, static timing analysis, and formality
  • Knowledge of high performance and low power design techniques.
  • Knowledge of FPGA and emulation platforms.
  • Knowledge of SOC architecture.
  • Knowledge of assertion-based formal verification is a plus
  • Image processing/DSP knowledge is a plus
Annual base salary for this role in California, US is expected to be between $110,600 - $140,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability  Â