1

Freelance Asic Rtl Design Engineer Jobs in Milpitas, CA

Hands-on experience with industry ASIC design flow including RTL coding, debugging/verification ... We deliver agile, scalable talent solutions across IT, engineering, life sciences, clinical, and ...

Hands-on experience in industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure. * Working knowledge of Client cores and other I/O standard ...

Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring ... Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best ...

ASIC RTL/SoC Design Engineer

San Jose, CA · On-site

$110K - $300K/yr

Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring ... Play a mentorship role by guiding and coaching junior engineers, sharing expertise and best ...

Set the technical bar in design reviews and mentor design engineers Required qualifications * BS or MS in EE, CE, or CS with 7+ years (or equivalent) of industry experience in ASIC RTL design.

New

Set the technical bar in design reviews and mentor design engineers Required qualifications * BS or MS in EE, CE, or CS with 7+ years (or equivalent) of industry experience in ASIC RTL design

next page

Showing results 1-20

Freelance Asic Rtl Design Engineer information

See Milpitas, CA salary details

$17

$55

$154

How much do freelance asic rtl design engineer jobs pay per hour?

As of Aug 23, 2026, the average hourly pay for freelance asic rtl design engineer in Milpitas, CA is $55.60, according to ZipRecruiter salary data. Most workers in this role earn between $28.32 and $72.02 per hour, depending on experience, location, and employer.

Are freelance ASIC RTL design engineers in demand?

Freelance ASIC RTL design engineers are in demand due to the growing need for custom chip development in industries like telecommunications, AI, and consumer electronics. Skills in hardware description languages such as Verilog or VHDL, along with experience in FPGA prototyping, enhance employability in this flexible work arrangement.

How much does a Freelance ASIC RTL Design Engineer make?

Freelance ASIC RTL Design Engineers typically earn between $50 and $150 per hour, depending on experience, project complexity, and location. Rates can vary based on expertise in hardware description languages like Verilog or VHDL and familiarity with FPGA or ASIC design tools.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Milpitas, CA?

The most popular types of Asic Rtl Design Engineer jobs in Milpitas, CA are:

What are popular job titles related to Freelance Asic Rtl Design Engineer jobs in Milpitas, CA?

For Freelance Asic Rtl Design Engineer jobs in Milpitas, CA, the most frequently searched job titles are:

What job categories do people searching Freelance Asic Rtl Design Engineer jobs in Milpitas, CA look for?

The top searched job categories for Freelance Asic Rtl Design Engineer jobs in Milpitas, CA are:

What cities near Milpitas, CA are hiring for Freelance Asic Rtl Design Engineer jobs?

Cities near Milpitas, CA with the most Freelance Asic Rtl Design Engineer job openings:

ASIC/RTL Design Engineer

Saicon Consultants Inc.

San Jose, CA • On-site

Other

Posted 10 days ago


Job description

 
  • The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and *** internal IPs.
  • Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC?s in advanced digital CMOS processes.Our RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modeling, Development of micro-architectural specifications, Conversion of micro-architectural specifications to logic implementation, Verification, emulation, debug, synthesis, and timing closure, Interfacing with physical execution, software, and silicon bring-up teams.

EXPERIENCE AND EDUCATION:
  • SoC Architecture; knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure.
  • Working knowledge of ARM cores and other I/O standard interfaces. An ideal candidate would also exhibit
  • Strong communication and documentation skills, Good organizational, time management and multitasking skills, Strong initiative and discipline to follow-through, Technical leadership. 10+ years of experience.