1

Fpga Verification Engineer Jobs (NOW HIRING)

We are hiring FPGA Verification Engineers to build and maintain the verification infrastructure for satellite avionics FPGA designs. You will develop UVM-based testbenches, create coverage-driven ...

Showing results 21-40

FPGA Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do fpga verification engineer jobs pay per year?

As of Aug 24, 2026, the average yearly pay for fpga verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is an FPGA verification engineer?

An FPGA Verification Engineer is responsible for validating and testing FPGA designs to ensure they function as intended. They develop and execute testbenches, create test cases, and use simulation tools to verify digital circuits. Their role involves working closely with FPGA designers to debug issues, optimize performance, and ensure compliance with design specifications. Proficiency in hardware description languages (HDL) like Verilog or VHDL, as well as verification methodologies like UVM, is essential.

What are the key skills and qualifications needed to thrive as an FPGA verification engineer?

To excel as an FPGA Verification Engineer, you need a solid background in digital design, hardware description languages (such as VHDL or Verilog), and verification methodologies, often backed by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools (like ModelSim, Questa, or Synopsys), scripting languages (such as Python or TCL), and knowledge of UVM methodology or similar certifications are highly beneficial. Strong problem-solving skills, attention to detail, and effective communication help you collaborate with design teams and debug complex issues. These competencies are essential for ensuring high-quality FPGA products and successful project delivery within competitive timelines.

What are some typical challenges FPGA verification engineers face on the job?

FPGA Verification Engineers often encounter the challenge of identifying and debugging complex timing issues, corner cases, and unexpected behavior in large designs. Given the intricate nature of modern FPGAs, thoroughly testing and validating every possible scenario can require strong analytical skills and persistence. The role typically involves close collaboration with hardware designers, requiring clear communication to resolve problems efficiently. Overcoming these challenges not only sharpens your technical expertise but also prepares you for advanced roles in design verification or systems engineering.

Are FPGA Verification Engineers in demand?

FPGA Verification Engineers are in high demand due to the increasing complexity of FPGA designs and the need for thorough testing. Skills in hardware description languages like VHDL or Verilog, along with experience in simulation and verification tools, are highly valued in the industry. The role is essential in sectors such as telecommunications, aerospace, and defense, where reliable FPGA performance is critical.

How much do FPGA verification engineers make?

FPGA verification engineers typically earn between $80,000 and $130,000 annually, depending on experience, location, and industry. Senior roles or those with specialized skills in hardware description languages and verification tools can command higher salaries. Compensation may also include benefits such as bonuses and stock options.
More about FPGA Verification Engineer jobs

What cities are hiring for Fpga Verification Engineer jobs?

Cities with the most Fpga Verification Engineer job openings:

What are the most commonly searched types of Fpga Verification Engineer jobs?

The most popular types of Fpga Verification Engineer jobs are:

What states have the most Fpga Verification Engineer jobs?

States with the most job openings for Fpga Verification Engineer jobs include:

What job categories do people searching Fpga Verification Engineer jobs look for?

The top searched job categories for Fpga Verification Engineer jobs are:

Infographic showing various Fpga Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 94% Full Time, 2% Part Time, and 4% Contract. Highlights an 85% Physical, 6% Hybrid, and 9% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

FPGA Verification Engineer Level 5 - Linthicum

Northrop Grumman Corporation

Linthicum, MD • On-site

$128K - $164K/yr

Full-time

Medical, Life, PTO

Re-posted yesterday


Northrop Grumman rating

8.2

Company rating: 8.2 out of 10

Based on 364 frontline employees who took The Breakroom Quiz

85th of 544 rated manufacturers


Job description

RELOCATION ASSISTANCE: Relocation assistance may be availableCLEARANCE REQUIRED FOR START: NoCLEARANCE TYPE: NoneTRAVEL: Yes, 10% of the TimeDescriptionAt Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work - and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

Join Northrop Grumman Eastern Region Engineering Team on our continued mission to push the boundaries of possible across space systems. Enjoy a culture where your voice is valued and start contributing to our team of passionate professionals providing real-life solutions to our world's biggest challenges. We take pride in creating purposeful work and allowing our employees to grow and achieve their goals every day by Defining Possible. With our competitive pay and comprehensive benefits, we have the right opportunities to fit your life and launch your career today.

Northrop Grumman Space Systems is currently seeking a FPGA Verification Engineer-Level 5 for the development of digital subsystems and products. In this position the Verification Engineer will be leading FPGA verification efforts across multiple programs. This individual will be responsible for defining, implementing and scaling a modern verification methodology using VUnit, while also providing technical leadership and team oversight. The ideal candidate brings deep expertise in FPGA verification, strong leadership skills and experience in aerospace/defense or other high-reliability environments.

Their primary task is to verify that FPGA designs meet the necessary specifications and operate as intended, identifying and correcting potential issues early in the design process. This role will work out of our Linthicum, MD campus.

Roles and Responsibilities:

  • Verification Planning & Strategy - Create verification plans from system requirements, define scope, methodology, coding standards, coverage goals, and traceability matrices.

  • VUnit Framework Architecture - Design and roll out a reusable, VUnitbased verification environment, including libraries, VIP, and a modular testbench architecture that can be shared across programs.

  • Automation & CI/CD - Set up CI pipelines (e.g., Jenkins) for nightly regression, coverage collection, and metric reporting; automate test generation, execution, and result analysis with Python/Tcl scripts.

  • Test Development & Execution - Write VHDL test benches and VUnit test suites; develop functionalcoverage models, assertions, directed and random stimulus, and verification IP as needed.

  • Debug & Failure Analysis - Perform rootcause analysis of simulation failures, coordinate hardware bringup and lab validation, and work with designers to resolve bugs quickly.

  • Verification Closure - Deliver functionalcoverage, codecoverage, and requirementstraceability reports; ensure all verification metrics meet program exit criteria before design handoff.

  • Leadership & Mentorship - Lead a team of FPGA verification engineers across multiple programs, coach junior staff on verification best practices, and promote designforverification (DFV) throughout the organization.

  • CrossTeam Collaboration - Partner with design, systems, firmware, and software groups to guarantee complete verification coverage; actively participate in SRR, PDR, CDR, and TRR reviews.

  • Risk Management & Compliance - Identify technical risks early, define mitigation plans, and enforce adherence to internal FPGA development processes, security standards, and DoD clearance requirements.

  • Continuous Improvement - Drive adoption of industrystandard verification methodologies, evaluate emerging tools, and contribute to processoptimization initiatives that enhance productivity and product quality.

Basic Qualifications:

  • Bachelor's degree with 12 years of experience, a master's degree with 10 years of experience or a PhD with 7 years of experience in Electrical Engineering, Computer Engineering, Computer Science, or related technical fields.

  • Proficiency in hardware description languages (e.g., SystemVerilog, Verilog, VHDL).

  • Familiarity with industry-standard tools (e.g. Synopsys, Mentor Graphics).

  • Knowledge and hands-on experience with VUnit.

  • Digital subsystem, ASIC, FPGA and/or digital board development experience and knowledge essential

  • Candidate must have good communication skills, strong interpersonal skills, and good oral and written presentation skills

  • Must be able to mentor and coach early career Engineers as needed

  • Must be able to obtain and maintain Secret or Top-Secret level security clearance, per business requirements

  • Experience developing test plans, participating in reviews, test development and RTL debug

  • No Clearance required to start but must have the ability to obtain and maintain a TS/SCI clearance w/SAP

  • U.S. Citizenship required

Preferred Qualifications:

  • Advanced Degree with at least 10+ years of professional experience in related industry

  • Active DoD Top Secret Clearance or higher with SAP Access and or SCI eligibility

  • Experience with Verification IP integration and/or development

  • Experience with a coverage-driven verification methodology from planning through closure

  • Experience in creating comprehensive documentation of test cases, verification plans/methods, and test results for review and future reference.

  • Development of scripts and use of verification tools like VUnit or proprietary frameworks to streamline and automate verification processes.

  • Knowledge of industry standard bus or I/O interfaces

  • Experience with VHDL Assertions

  • FPGA/ASIC design and/or development process experience

  • Experience with scripting languages (Python, Tcl, Makefile)

  • Knowledge of digital signal processing

  • Knowledge of working with Xilinx and MicroChip FPGAs (Kintex, Zynq ultrascale+, RTG4, etc)

  • Effective communication with systems and software teams for requirements, ICDs, handoffs, etc.

  • Able to workeffectively within a development team to understand system levelinter-dependence and design constraints

  • Active Top Secret clearance a plus

Primary Level Salary Range: $185,900.00 - $278,900.00The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

What Northrop Grumman employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Northrop Grumman logo

About Northrop Grumman

Sourced by ZipRecruiter

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work - and we have an insatiable drive to do what others think is impossible.

Industry

Space research administration

Company size

10,000+ Employees

Headquarters location

Falls Church, VA, US

Year founded

1939