ZipRecruiter

Log In

1

Executive Brain Computer Interface Jobs (NOW HIRING)

Paradromics

Research Engineer

Oakland, CA · On-site

$120K - $150K/yr

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

Paradromics

Software Engineer

Oakland, CA · On-site

$120K - $150K/yr

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

Paradromics, Inc.

Software Engineer

Oakland, CA · On-site

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

Paradromics, Inc.

Research Engineer

Oakland, CA · On-site

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

Neuralink

Neuroengineer Intern

South San Francisco, CA · On-site

$35/hr

The Next Gen team at Neuralink is developing the next generation of brain-computer interfaces. We are laying the groundwork for intuitive, high-dimensional, and bidirectional interfaces between ...

Neuralink

Analog IC Layout Engineer

Fremont, CA · On-site

$83K - $139K/yr

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We ...

Neuralink

Digital IC Design Engineer Intern

Fremont, CA · On-site

$35/hr

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We ...

Synchron Inc.

Field BCI Specialist-Buffalo, NY

Buffalo, NY · Remote

$90K - $120K/yr

About Synchron Synchron's vision is to build non-surgical brain-computer interfaces at global scale that protect the fundamental human rights of freedom of expression and autonomy. Our first mission ...

Paradromics

Process Engineer

Austin, TX · On-site

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

Paradromics, Inc.

Process Engineer

Austin, TX · On-site

Paradromics is building a brain-computer interface (BCI) platform that records brain activity at the highest possible resolution: the individual neuron. AI algorithms then decode this massive amount ...

next page

Showing results 1-20

People also search for

All JobsBrain Computer Interface JobsExecutive Brain Computer Interface Jobs

Executive Brain Computer Interface information

See salary details

$26.5K

$93.6K

$184K

How much do executive brain computer interface jobs pay per year?

As of May 30, 2026, the average yearly pay for executive brain computer interface in the United States is $93,552.00, according to ZipRecruiter salary data. Most workers in this role earn between $58,000.00 and $120,500.00 per year, depending on experience, location, and employer.
More about Executive Brain Computer Interface jobs
What cities are hiring for Executive Brain Computer Interface jobs? Cities with the most Executive Brain Computer Interface job openings:
What are the most commonly searched types of Brain Computer Interface jobs? The most popular types of Brain Computer Interface jobs are:
What states have the most Executive Brain Computer Interface jobs? States with the most job openings for Executive Brain Computer Interface jobs include:
What job categories do people searching Executive Brain Computer Interface jobs look for? The top searched job categories for Executive Brain Computer Interface jobs are:
Executive Brain Computer Interface jobs near you
Infographic showing various Executive Brain Computer Interface job openings in the United States as of May 2026, with employment types broken down into 1% As Needed, 74% Full Time, 15% Part Time, 1% Temporary, and 9% Contract. Highlights an 73% Physical, 10% Hybrid, and 17% Remote job distribution, with an average salary of $93,552 per year, or $45 per hour.
Digital IC Design Engineer Intern

Digital IC Design Engineer Intern

Neuralink

Fremont, CA

$35/hr

Other

Posted 3 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As a Digital IC Design Engineer Intern, your responsibilities will include:

  • Micro-architecture design and RTL implementation of: 
    • Low-power digital signal processors
    • Low-power general-purpose hardware accelerators
    • Low-power graphics processing units
    • Low-power radio MAC/PHY
    • Low-power serial link MAC/PHY
  • Design and implementation of hardware/software interface with firmware engineers
  • Application-specific architecture optimization including:
    • Complex system modeling for energy and performance benchmarks
    • Workload analysis and modeling
    • Leveraging architecture-level design trade-offs with process technology and workload type
    • Balancing energy efficiency and performance under manufacturing process variation 
  • Complex system-on-chip verification
    • Behavioral level modeling and model equivalence check
    • FPGA emulation
    • Analog mixed-signal co-simulation
    • Design for testability 
  • Collaboration on silicon bring-up tests with silicon validation engineers 

Required Qualifications:

  • Evidence of exceptional ability in electrical engineering, computer science, or computer engineering
  • 2+ years of experience in digital design
  • Proficient in SystemVerilog, C/C++, Python
  • Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
  • Experience in designing digital signal processing pipelines, from algorithm to RTL

Preferred Qualifications:

  • Experience in architecture optimization with process technology customization
  • Experience in the verification of complex digital systems, using industry standard tools
  • Experience in the physical design of complex digital systems, using industry standard tools
  • Experience testing and debugging digital system-on-a-chips
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++, or UVM 
  • Experience automating tool flows
  • Experience with embedded design
  • Experience in processor instruction set architecture design
  • Experience in compiler back-end design and customization
  • Experience designing PCBs or writing firmware.

Expected Compensation:

The anticipated hourly rate for this position is listed below.

California Hourly Flat Rate:
$35/Hr USD

Apply