1

Day Vlsi Jobs (NOW HIRING)

SoC Physical Design Engineer

San Jose, CA · Hybrid

$159K - $164K/yr

A minimum of 90 days of Maternity and Paternity Leave, with the option to return to work within a ... Candidates must have a bachelor's degree or higher in Electrical/Electronics and Communication/VLSI ...

Engineer II - Product

San Jose, CA · On-site

$70.30 - $143/hr

Solid understanding of digital circuits, CMOS logic, VLSI design, and semiconductor physics ... Health benefits begin day one, along with retirement savings plans and an industry‑leading ...

... every day, innovation at AMD is shaping the future. Whether you're redesigning next‑gen ... Understanding of VLSI design flow, from RTL through Physical Design and GDSII. * Familiarity with ...

New

... day. Description Candidates will be responsible for RTL to netlist generation working ... VLSI design Experience with at least one scripting language (python/perl/tcl) BS required Pay ...

... day. Description Candidates will be responsible for RTL to netlist generation working ... VLSI design Experience with at least one scripting language (python/perl/tcl) BS required Pay ...

$130 - $170/hr

... every day, innovation at AMDis shapingthefuture. Whetheryou'redesigning next-gen processors ... Understanding of VLSI design flow, from RTL through Physical Design and GDSII. * Familiarity with ...

New

Senior Physical Design Engineer(7051)

San Jose, CA · Hybrid

$155K - $160K/yr

While your day-to-day focus will be at the block level, you will maintain close alignment with full ... Deep understanding of VLSI design, digital integrated circuits, logic design, DFT, computer ...

Senior Physical Design Engineer(7051)

San Jose, CA · On-site

$155K - $160K/yr

While your day-to-day focus will be at the block level, you will maintain close alignment with full ... Deep understanding of VLSI design, digital integrated circuits, logic design, DFT, computer ...

Showing results 21-40

Day Vlsi information

See salary details

$18

$31

$44

How much do day vlsi jobs pay per hour?

As of Sep 4, 2026, the average hourly pay for day vlsi in the United States is $31.95, according to ZipRecruiter salary data. Most workers in this role earn between $26.92 and $35.58 per hour, depending on experience, location, and employer.

What is a Day VLSI engineer?

Day VLSI engineers are professionals who work with Very Large Scale Integration (VLSI) technology during standard daytime business hours. VLSI refers to the process of creating integrated circuits by combining thousands or millions of transistors on a single chip. These engineers are responsible for designing, testing, and verifying complex semiconductor devices used in electronics such as computers, smartphones, and networking equipment. Their roles often include circuit design, layout, simulation, verification, and sometimes collaboration with fabrication teams to ensure the final product meets specifications.

What are the key skills and qualifications needed to thrive as a VLSI design engineer?

To thrive as a VLSI Design Engineer, you need a solid understanding of digital and analog circuit design, semiconductor fundamentals, and typically a degree in electrical or electronics engineering. Proficiency in hardware description languages (such as Verilog or VHDL), EDA tools like Cadence or Synopsys, and knowledge of ASIC/FPGA design flows are essential. Strong problem-solving abilities, attention to detail, and effective teamwork skills help you excel in this highly collaborative and innovative environment. These skills ensure the efficient and reliable design of complex integrated circuits, which are critical to advancing modern technology.

What are some common challenges faced by VLSI engineers in their day-to-day work?

VLSI engineers often encounter challenges such as meeting tight project deadlines while ensuring the accuracy and efficiency of their designs. Keeping up with rapidly evolving technology and design tools is also crucial, as is troubleshooting complex issues that may arise during simulation or fabrication. Effective collaboration with cross-functional teams, including verification, testing, and manufacturing, is essential to successfully bring a chip from concept to production. Adapting to these challenges helps VLSI engineers grow technically and professionally.

What is the difference between Day Vlsi vs Vlsi Design Engineer?

AspectDay VlsiVlsi Design Engineer
Required CredentialsBachelor's or Master's in Electrical/Electronic Engineering, VLSI certification beneficialBachelor's or Master's in Electrical/Electronic Engineering, often with VLSI specialization
Work EnvironmentDesign teams, CAD tools, office setting, project-basedDesign labs, CAD software, collaborative teams, project-focused
Industry UsageCommonly used in semiconductor companies, chip design firmsWidely used in VLSI design companies, integrated circuit firms

Day Vlsi typically refers to a role focused on daily VLSI design tasks, often in a fast-paced environment, while Vlsi Design Engineer is a broader job title encompassing the entire design process. Both roles require similar credentials and work in similar environments, but 'Day Vlsi' emphasizes daily responsibilities, whereas 'Vlsi Design Engineer' refers to the overall position.

More about Day Vlsi jobs

What cities are hiring for Day Vlsi jobs?

Cities with the most Day Vlsi job openings:

What are the most commonly searched types of Vlsi jobs?

The most popular types of Vlsi jobs are:

What states have the most Day Vlsi jobs?

States with the most job openings for Day Vlsi jobs include:

Infographic showing various Day Vlsi job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 67% Full Time, 27% Part Time, and 5% Contract. Highlights an 96% Physical, 1% Hybrid, and 3% Remote job distribution, with an average salary of $66,449 per year, or $31.9 per hour.

SoC Physical Design Engineer

Nokia

San Jose, CA • Hybrid

$159K - $164K/yr

Full-time

Medical, Life

Re-posted 6 days ago


Nokia rating

7.9

Company rating: 7.9 out of 10

Based on 6 frontline employees who took The Breakroom Quiz

30th of 101 rated telecommunications companies


Job description

You will work on physical design implementation of Optical Network ASICs and will be learning latest technology nodes and developing flow, doing implementation to achieve best in class ASICs, which are optimized for power, performance and area metrics.

NION2026

Some of our benefits:
  • Flexible and hybrid working schemes
  • A minimum of 90 days of Maternity and Paternity Leave, with the option to return to work within a year following the birth or adoption of a child (based on eligibility)
  • Life insurance to all employees to provide peace of mind and financial security
  • Well-being programs to support your mental and physical health
  • Opportunities to join and receive support from Nokia Employee Resource Groups (NERGs)
  • Employee Growth Solutions to support your personalized career & skills development
  • Diverse pool of Coaches & Mentors to whom you have easy access
  • A learning environment which promotes personal growth and professional development - for your role and beyond

Learn about additional benefits in specific countries.
  • 3+ years of experience in ASIC physical design flow and methodologies in 3/5 and 7nm process nodes
  • Has solid knowledge of full design cycle from RTL to GDSII and understanding of underlaying concepts of IC design, implementation flows and methodologies for deep submicron design
  • Experience with EDA Place & Route tools like Fusion Compiler or Innovus or similar tools and Timing tools like Primetime or similar, PV tools like Calibre and IR tools like Redhawk
  • Scripting experience in TCL, python or Perl
  • Candidates must have a bachelor's degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics with very good academics
  • Perform physical implementation steps including floor planning, place and route, power/clock distribution,  physical verification and timing closure at block level as well as full chip
  • Work with logic designers & Hardware team to drive feasibility studies and explore design trade-off for physical design closure
  • Perform technical evaluations of IP vendors, process nodes  and provide recommendations
  • Develop physical design methodologies and automation scripts for various implementation steps from Synthesis to GDSII
  • Perform static timing analysis, create timing constraints and validation, critical path analysis, timing closure and timing sign-off
  • Perform Physical verification and IR/EM analysis on blocks as well as top  

What Nokia employees say

Hours and flexibility

Workplace

Get the full story on Breakroom