1

Cpu Rtl Design Engineer Jobs in Chicago, IL (NOW HIRING)

FPGA Engineer

Elk Grove Village, IL ยท On-site

$128K - $164K/yr

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

FPGA Engineer

Chicago, IL

$180K - $280K/yr

We are looking for talented hardware engineers with a track record of achievement in any domain ... Develop RTL on the latest FPGAs with modern design flows * Following through into production ...

FPGA Engineer

Elk Grove Village, IL ยท On-site

$128K - $164K/yr

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

As an Eliyan Staff DFT Engineer, you will be working at a fast-paced early-stage startup creating ... at the RTL & gate level * General knowledge of digital and AMS circuit design techniques

FPGA Engineer

Chicago, IL ยท On-site

$133K - $172K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

FPGA Engineer

Schaumburg, IL ยท On-site

$127K - $164K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

Senior Embedded Systems Engineer

Chicago, IL ยท On-site

$131K - $175K/yr

Develop testable, performant, and scalable RTL using SpinalHDL. * Support hands on tuning and ... Participate in design, code, and data reviews. Requirements REQUIREMENTS * Bachelor's degree in ...

Develop testable, performant, and scalable RTL using SpinalHDL. * Support hands on tuning and ... Participate in design, code, and data reviews. Requirements REQUIREMENTS * Bachelor's degree in ...

Enhance your knowledge of trading, algorithm complexity, system design, and coding * Work within ... Proficient in SystemVerilog, Verilog, VHDL, or other RTL programming (additional software ...

... CPU cores at your disposal. Responsibilities * Design, develop, and maintain high-performance ... Knowledge of systems programming, algorithms, data structures, multithreading, networked I/O ...

FPGA Firmware Developer

Batavia, IL ยท On-site

$99K - $130K/yr

Fermilab is seeking a FPGA Firmware Developer who will design, develop, verify, and integrate FPGA-based systems and embedded firmware. Responsibilities include architecture definition, RTL ...

Senior FPGA Engineer (Algo)

Chicago, IL ยท On-site

$150K - $250K/yr

Solid Hardware Engineering experience, especially with FPGA * Highly autonomous with a can-do ... Strong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing ...

Enhance your knowledge of trading, algorithm complexity, system design, and coding * Work within ... Proficient in SystemVerilog, Verilog, VHDL, or other RTL programming (additional software ...

Enhance your knowledge of trading, algorithm complexity, system design, and coding * Work within ... Proficient in SystemVerilog, Verilog, VHDL, or other RTL programming (additional software ...

Showing results 21-40

Cpu Rtl Design Engineer information

See Chicago, IL salary details

$41.7K

$90.8K

$163.3K

How much do cpu rtl design engineer jobs pay per year?

As of Jul 24, 2026, the average yearly pay for cpu rtl design engineer in Chicago, IL is $90,807.00, according to ZipRecruiter salary data. Most workers in this role earn between $70,000.00 and $101,500.00 per year, depending on experience, location, and employer.

What is the difference between Cpu Rtl Design Engineer vs Cpu Verification Engineer?

AspectCpu Rtl Design EngineerCpu Verification Engineer
Primary FocusDesigning and developing RTL code for CPU componentsVerifying and testing RTL designs for correctness
Skills & CertificationsHDL languages (Verilog/VHDL), FPGA/ASIC design experienceHDL, testbench development, simulation tools
Work EnvironmentDesign teams, hardware development labsVerification teams, simulation environments
Industry UsageSemiconductor companies, CPU design firmsASIC/FPGA verification, chip validation

While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.

What are some common challenges faced by CPU RTL Design Engineers when collaborating with verification and architecture teams?

CPU RTL Design Engineers often work closely with both verification and architecture teams to ensure that the design meets functional and performance requirements. A common challenge is ensuring clear communication of design intent and handling feedback from verification regarding corner cases or bugs. Balancing architectural changes with design timelines and maintaining synchronization across multiple teams can be demanding. Successful engineers proactively document their work, participate in regular sync-ups, and are open to iterative improvements based on collaborative feedback.

What are the key skills and qualifications needed to thrive as a CPU RTL Design Engineer, and why are they important?

To thrive as a CPU RTL Design Engineer, you need a strong background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys or Cadence, and experience with simulation, synthesis, and verification methodologies are essential. Strong problem-solving skills, attention to detail, and effective teamwork are crucial soft skills for success in this role. These competencies enable the accurate implementation, debugging, and optimization of complex CPU designs, ensuring performance and reliability in final hardware products.

What are CPU RTL Design Engineers?

CPU RTL (Register Transfer Level) Design Engineers are specialized hardware engineers who design, implement, and verify the digital logic that forms the core of computer processors. They use hardware description languages like Verilog or VHDL to create and simulate the functional blocks of CPUs, ensuring correct operation and optimal performance. Their work involves close collaboration with architecture, verification, and physical design teams to bring processor designs from conception to silicon. They also debug and optimize designs to meet power, speed, and area goals.
What job categories do people searching Cpu Rtl Design Engineer jobs in Chicago, IL look for? The top searched job categories for Cpu Rtl Design Engineer jobs in Chicago, IL are:
What cities near Chicago, IL are hiring for Cpu Rtl Design Engineer jobs? Cities near Chicago, IL with the most Cpu Rtl Design Engineer job openings:
Infographic showing various Cpu Rtl Design Engineer job openings in Chicago, IL as of July 2026, with employment types broken down into 17% As Needed, 74% Full Time, 4% Part Time, 4% Contract, and 1% Summer. Highlights an 87% Physical, 6% Hybrid, and 7% Remote job distribution, with an average salary of $90,807 per year, or $43.7 per hour.
FPGA Engineer

FPGA Engineer

EndoSec LLC

Elk Grove Village, IL โ€ข On-site

$128K - $164K/yr

Full-time

Posted 27 days ago


Job description

Apply Now

RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System Integration, Hardware Security, Xilinx, Simulation, IP core, Versal, Stratix, concept to deployment, Vivado, GHDL, Questa, Quartus Prime, Zynq, Agilex, AXI, ACE, Avalon, FPGA verification tools, reverse engineering, cocotb, pyuvm

Full Time

Travel required to 10%.

Must be able to apply for and maintain a U.S. Government Security Clearance

FPGA Engineer

The EndoSec FPGA Engineer is responsible for the design, development, testing, and maintenance of IP cores and FPGA-based systems used in hardware security applications.

Key Responsibilities

FPGA Design and Development: Design and develop IP cores and FPGA configurations implementing the latest in leakage-resilient hardware cryptography algorithms using state-of-the-art FPGA hardware.

Modeling and Simulation: Use simulation tools and verification frameworks to ensure mathematically-correct logic before hardware deployment.

Hardware/Software Design: Work closely with other engineers to integrate FPGA designs with application software and embedded systems. Implement embedded software-based testing solutions where applicable to validate FPGA designs.

Performance Optimization: Optimize FPGA designs for timing, resource utilization, and throughput. Identify and resolve system bottlenecks.

Testing and Validation: Create comprehensive test and verification plans for FPGA components, conduct unit and integration testing, and validate hardware performance against requirements in a remote environment.

System Integration: Ensure seamless integration between internally-developed and third-party IP cores, FPGA designs, and embedded systems. Collaborate with other engineers to develop and maintain system-level architecture.

Troubleshooting and Debugging: Utilize debugging tools and techniques to diagnose and resolve issues within FPGA designs and hardware platforms.

Documentation: Prepare detailed documentation, including design specifications, testing protocols, and user guides, to support system development and maintenance.

Continuous Learning: Actively stay up-to-date with the latest advancements in FPGA technology and hardware security to continually refine and enhance system capabilities.


EndoSec logo

About EndoSec

Sourced by ZipRecruiter

Industry

Guided missile and space vehicle manufacturing

Company size

11 - 50 Employees

Headquarters location

Washington, DC, US

Year founded

2013