1

Contractual Asic Rtl Design Engineer Jobs in Indiana

FPGA Engineer

Zionsville, IN · On-site

$125.90K - $161.70K/yr

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

FPGA Engineer

Lafayette, IN · On-site

$125.10K - $160.70K/yr

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

Computer Engineer III/IV

Crane, IN · On-site

$111.50K - $131.40K/yr

... design, software development, or computer networks, including responsibility for end-to-end ... or ASIC development, plus experience integrating COTS single-board computers and networking ...

Computer Engineer III/IV

Crane, IN · On-site

$111.50K - $131.40K/yr

... design, software development, or computer networks, including responsibility for end-to-end ... or ASIC development, plus experience integrating COTS single-board computers and networking ...

Computer Engineer III/IV

Crane, IN

$111.50K - $131.40K/yr

... design, software development, or computer networks, including responsibility for end-to-end ... or ASIC development, plus experience integrating COTS single-board computers and networking ...

FPGA Engineer

Lafayette, IN · On-site

$125.10K - $160.70K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

FPGA Engineer

Indianapolis, IN · On-site

$124.30K - $159.60K/yr

Description Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded ... Key Responsibilities FPGA Design and Development: Design and develop IP cores and FPGA ...

POSITION SUMMARY Support and lead design and planning efforts on General Aviation and Air Carrier ... Provide work at the direction of a project manager to ensure all project contractual and quality ...

This role will work on a variety of parking structure design projects, mixed use facilities, and ... contractual agreement, the submitted resume(s) will be deemed the property of WGI, and no placement ...

This role will work on a variety of parking structure design projects, mixed use facilities, and ... contractual agreement, the submitted resume(s) will be deemed the property of WGI, and no placement ...

This role will work on a variety of parking structure design projects, mixed use facilities, and ... contractual agreement, the submitted resume(s) will be deemed the property of WGI, and no placement ...

Construction Project Engineer

Indianapolis, IN · On-site

$60.50K - $77.60K/yr

Review, analyze, and resolve design and construction problems and discrepancies * Interact with ... Confirm contract/purchase order scope is maintained in accordance with contractual requirements

next page

Showing results 1-20

Contractual Asic Rtl Design Engineer information

What is the difference between Contractual Asic Rtl Design Engineer vs Digital IC Design Engineer?

AspectContractual Asic Rtl Design EngineerDigital IC Design Engineer
CredentialsBachelor's/Master's in Electrical Engineering or Computer EngineeringBachelor's/Master's in Electrical Engineering or Computer Engineering
Work EnvironmentContract-based, project-specific, often in semiconductor or tech companiesFull-time or contract, working on digital integrated circuit design
Industry UsageCommon in semiconductor, electronics, and tech firms for ASIC developmentUsed across semiconductor, consumer electronics, and communication industries

Both roles require similar educational backgrounds and work in related environments, focusing on digital circuit design. The main difference is that Contractual Asic Rtl Design Engineers typically work on specific ASIC projects on a contractual basis, while Digital IC Design Engineers may have broader responsibilities in digital chip development, often in full-time roles.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Indiana? The most popular types of Asic Rtl Design Engineer jobs in Indiana are:
What are popular job titles related to Contractual Asic Rtl Design Engineer jobs in Indiana? For Contractual Asic Rtl Design Engineer jobs in Indiana, the most frequently searched job titles are:
What job categories do people searching Contractual Asic Rtl Design Engineer jobs in Indiana look for? The top searched job categories for Contractual Asic Rtl Design Engineer jobs in Indiana are:
What cities in Indiana are hiring for Contractual Asic Rtl Design Engineer jobs? Cities in Indiana with the most Contractual Asic Rtl Design Engineer job openings:
Senior Staff Communications Systems Engineer

Senior Staff Communications Systems Engineer

MaxLinear, Inc.

Servia, IN

Full-time

Medical, Life

Posted 29 days ago


Job description

Responsibilities

We are a team of Communications Systems Engineers designing advanced broadband communications SoCs. These chips integrate complete PHY and MAC layers, including broadband RF/analog circuits, digital ASIC, and CPU subsystems, on a single die. They are designed in deep-submicron CMOS processes for use in next-generation wireless, optical, and wireline systems.

MaxLinear is seeking a Staff or Senior Staff Communications Systems Engineer to join our experienced team in the Valencia design center. The ideal candidate has a strong understanding of communications system architectures and their end-to-end performance. Responsibilities include:

  • Research, design, verify, and test DSP (digital signal processing) algorithms (e.g., modulators, demodulators, filters, equalizers, channel coding, echo cancellers) for broadband communications SoCs
  • Design, verify, and test signal-impairment correction algorithms to improve analog front-end performance; work closely with the RFIC and RF systems teams to optimize end-to-end system performance
  • Define, specify, and test hardware/software partitioning for complex DSP, control, and datapath blocks; collaborate with ASIC design and firmware teams to ensure correct implementation.
  • Mentor junior engineers through all stages of PHY-layer development for MaxLinear SoC products
Qualifications
  • Master degree in Electrical Engineering, Telecommunications Engineering, or a related field; Ph.D. is a plus
  • Ability to collaborate across cross-functional teams, including communications systems, RFIC, ASIC, and software/firmware engineering
  • Strong analytical skills with a solid mathematical background and foundation in communications theory
  • Experience with PHY modem architectures and DSP design for communications systems
  • Proficiency in MATLAB and C/C++; SystemC and Python are a plus
  • Comfortable working in a multicultural, collaborative environment with a strong drive for quality and results
  • Strong written and verbal communication skills
Compensation and Benefits
  • Competitive Salary Package
  • Stock-based compensation
  • Private Medical Insurance 
  • Life Insurance
Company Overview

MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world's communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.

We hire the best people in the industry and engage them in some of the most exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving some of the world's most challenging communication technology problems in the most efficient and effective manner.

MaxLinear began by developing the world's first high-performance TV tuner chip using standard CMOS process technology. Others said we couldn't achieve the extremely high-performance requirements using CMOS, but we proved them wrong and achieved enduring global market leadership with our designs. Since then, we've developed a full line of products that drive 4G and 5G infrastructure; enable data center, metro and long-haul optical interconnects; bring 10Gbit to the home; power the IoT revolution; and enable robust and reliable communication in harsh industrial environments. Over the years, we've expanded through organic growth and through several acquisitions that have perfectly complemented our existing portfolio and enabled us to deliver complete end-to-end solutions in our target markets. One such example was the acquisition of Intel's Home Gateway Platform Division that added Wi-Fi, Ethernet, and Broadband Gateway Processor SoC technology to our connected home portfolio creating a complete and scalable platform of connectivity and access solutions to fully address our customers' needs.

Our headquarters are in Carlsbad, near San Diego, California. We also have major design centers in Irvine and San Jose, California; Valencia, Spain; Bangalore, India; Munich, Germany; Israel; and Singapore.

We have approximately 1,200 employees, a substantial majority of whom have engineering degrees and include masters and Ph.D. graduates from many of the premiere universities around the world. Our employees thrive on innovation, outstanding execution, outside-the-box thinking, nimbleness, and collaboration. Together, we form a high-energy business team that is focused on building the best and most innovative products on the market.

Employment Type: FULL_TIME