ZipRecruiter

Log In

1

Cadence Design Jobs (NOW HIRING)

The Rockridge Group

PCB DESIGN ENGINEER

San Jose, CA · On-site

PCB DESIGN ENGINEER LOCATION: San Jose, CA * . MUST HAVES: * Bachelor's degree in electrical ... High proficiency in PADS PCB, Cadence Allegro and scripting using VB and SKILL * Detail oriented ...

Cadence Design Systems, Inc.

Application Engineer

Cary, IL · On-site

$74K - $137K/yr

Cadence Design Systems is looking for new STEM bachelor's graduates with experience using electronic design automation (EDA) tools to join our Customer Support Team's (CST) Rotational Program in San ...

Cadence

Software Engineer II

San Jose, CA

$101K - $188K/yr

About the Role Cadence Design Systems is looking for a highly motivated Software Engineer II to join the Innovus R&D team. Innovus is Cadence's flagship digital implementation platform, enabling ...

next page

Showing results 1-20

All JobsCadence Design Jobs

Cadence Design information

See salary details

$18

$50

$73

How much do cadence design jobs pay per hour?

As of Jul 13, 2026, the average hourly pay for cadence design in the United States is $50.69, according to ZipRecruiter salary data. Most workers in this role earn between $39.18 and $61.78 per hour, depending on experience, location, and employer.

What key skills and qualifications are needed to thrive as a Cadence Design Engineer, and why are they important?

To excel as a Cadence Design Engineer, a solid background in electrical engineering, digital/analog circuit design, and proficiency in semiconductor concepts is essential, typically supported by a relevant degree. Familiarity with Cadence EDA tools such as Virtuoso, Allegro, or OrCAD, and knowledge of industry standards like Verilog or VHDL, are highly valued and sometimes required. Strong problem-solving skills, attention to detail, and effective communication enable engineers to collaborate efficiently and deliver high-quality designs. These competencies ensure accurate, timely development of complex integrated circuits, which is critical for innovation and meeting project goals in the semiconductor industry.

What are some common challenges faced by professionals working in Cadence Design roles, and how can they be addressed?

Professionals in Cadence Design roles often encounter challenges such as staying current with rapidly evolving EDA tools, managing complex design constraints, and ensuring seamless collaboration between design and verification teams. Successfully addressing these issues requires continuous learning, proactive communication, and effective use of version control systems. Additionally, participating in regular training sessions and leveraging Cadence’s documentation and support resources can help professionals overcome technical hurdles and deliver high-quality design solutions.

What is the difference between Cadence Design vs Electronic Design Automation (EDA) Engineer?

AspectCadence DesignElectronic Design Automation (EDA) Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; certifications in EDA toolsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; familiarity with EDA tools
Work EnvironmentDesign labs, software development teams, collaborative projectsDesign teams, software development, testing environments
Employer & Industry UsageSemiconductor companies, EDA tool providers, integrated circuit design firmsSemiconductor industry, electronics companies, EDA software firms

Cadence Design professionals focus on using and developing EDA tools for chip design, while Electronic Design Automation (EDA) Engineers work on designing, testing, and implementing electronic systems using these tools. Both roles require similar educational backgrounds and often collaborate within the semiconductor and electronics industries.

What is Cadence Design and what do professionals in this field do?

Cadence Design refers to the work done using Cadence Design Systems' electronic design automation (EDA) software, which is used to design, analyze, and verify integrated circuits (ICs), printed circuit boards (PCBs), and other electronic systems. Professionals in this field, often called Cadence Design Engineers, use tools like Virtuoso, Allegro, and OrCAD to create detailed electronic schematics and layouts, run simulations, and ensure that designs meet performance and manufacturing requirements. Their work is essential in developing modern electronics, from smartphones to automotive systems.
What cities are hiring for Cadence Design jobs? Cities with the most Cadence Design job openings:
What are the most commonly searched types of Cadence Design jobs? The most popular types of Cadence Design jobs are:
What states have the most Cadence Design jobs? States with the most job openings for Cadence Design jobs include:
Cadence Design jobs near you
Custom IC / Analog / RF design, Account Technical Executive for HPC accounts

Custom IC / Analog / RF design, Account Technical Executive for HPC accounts

Cadence Design Systems Inc.

San Jose, CA

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted yesterday

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Account Technical Executive (ATX) - Custom IC / Analog / RF (Virtuoso Platform)

At Cadence, we hire and develop leaders and innovators who want to make a meaningful impact on the future of semiconductor design.

Position Overview

As an Account Technical Executive (ATX) focused on Custom IC / Analog / RF design, you will serve as the primary technical leader driving adoption and value realization of the Cadence Virtuoso Platform, including Virtuoso Layout Suite and associated Custom IC design flows.

You will partner closely with strategic sales teams and key customer stakeholders (design leads, CAD teams, and methodology owners) to solve complex custom IC design challenges, with a strong emphasis on layout implementation, analog and mixed-signal productivity, and advanced-node methodologies.

This role also plays a key part in driving next-generation design methodologies by leveraging AI-driven and agent-based workflows, helping customers adopt intelligent automation frameworks that enhance productivity, design quality, and time-to-market.

Key Responsibilities

  • Lead technical engagement for Custom IC / Analog / RF design flows, with a primary focus on Virtuoso Layout Suite and the broader Virtuoso platform
  • Partner with customer design and CAD teams to optimize layout productivity, quality, and time-to-market
  • Drive adoption of advanced capabilities such as:
    • Constraint-driven and automation-assisted layout
    • Device-level and full-chip layout methodologies
    • Advanced node layout challenges (FinFET, GAA)
    • EM and IR-aware layout and parasitic extraction flows
  • Champion the integration of AI-driven design techniques, including:
    • Agentic AI workflows to automate design exploration, layout optimization, and verification tasks
    • AI-assisted decision-making for layout trade-offs including PPA, matching, and parasitics
  • Translate customer pain points into actionable requirements for R&D and product engineering
  • Provide technical leadership in methodology definition, flow development, and best practices
  • Influence competitive replacements and expand footprint of Cadence Custom IC solutions
  • Support executive-level discussions by linking technical value such as PPA, productivity, and risk reduction to business outcomes

Key Qualifications (Custom IC / Virtuoso + AI Focus)

Custom IC and Virtuoso Expertise

  • Deep hands-on experience with the Cadence Virtuoso Platform, including:
    • Virtuoso Layout Suite (XL, GXL, EXL)
    • Schematic-driven layout and LVS flows
    • DRC and physical verification integration
  • Strong knowledge of custom analog and mixed-signal layout techniques, including:
    • Device matching, symmetry, common centroid, and shielding
    • Parasitic-aware layout for high-performance analog and RF circuits
  • Experience with the Spectre simulation environment and layout-to-schematic integration
  • Familiarity with PCell development, layout automation, and scripting (SKILL preferred)

Agentic AI and Intelligent Design Automation

  • Strong understanding of AI and machine learning applications in semiconductor design, specifically:
    • Agentic AI frameworks such as multi-agent systems, goal-driven automation, and autonomous optimization
    • AI-assisted layout generation and design space exploration
    • Intelligent automation of repetitive design and verification tasks
  • Experience or demonstrated interest in:
    • Applying AI to EDA workflows, CAD flows, or design methodology optimization
    • Working with data-driven or reinforcement learning-based optimization approaches
  • Ability to bridge AI innovation with practical design flows, translating emerging technologies into deployable customer solutions

Design and Methodology Expertise

  • 5-10 or more years of experience in:
    • Custom IC, Analog, or RF design or layout engineering
    • Mixed-signal design flows at block and full-chip level
  • Deep understanding of:
    • Analog and RF design flows from schematic to signoff
    • Physical verification, extraction, and post-layout simulation
    • Advanced-node layout challenges and reliability considerations
  • Experience with layout productivity optimization and methodology deployment at scale

Customer Engagement and Leadership

  • Proven ability to:
    • Engage deeply with CAD teams, design leads, and senior technical leadership
    • Identify and articulate technical gaps and business impact
    • Drive alignment between customer roadmap and Cadence product direction
  • Strong communication skills with the ability to translate between deep technical detail and executive-level value

Position Requirements

  • BSEE required, MSEE or higher strongly preferred
  • 5-10 or more years of experience in Custom IC, Analog, or RF design or layout
  • Demonstrated expertise in Virtuoso-based design environments
  • Exposure to or strong interest in AI-driven design methodologies and agent-based automation frameworks
  • Strong collaboration and customer-facing experience
  • Ability to travel approximately 25 percent, primarily within North America

Location

San Jose

The annual salary range for California is $248,000 to $372,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

Apply