ZipRecruiter

Log In

1

Asic Verification Intern Jobs (NOW HIRING)

Etched

DV Intern

San Jose, CA · On-site

Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python

Etched

DV Intern

San Jose, CA · On-site

Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python

Etched

DFT Intern

San Jose, CA · On-site

$17.50 - $23.50/hr

You will work across frontend and backend design teams, contribute to DFT verification (including ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals

Etched

DFT Intern

San Jose, CA · On-site

$17.50 - $23.50/hr

You will work across frontend and backend design teams, contribute to DFT verification (including ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals

Etched

PD Intern

San Jose, CA · On-site

Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python ... Familiarity with verification work and writing test benches * Familiarity with physical design ...

Etched

PD Intern

San Jose, CA · On-site

Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python ... Familiarity with verification work and writing test benches * Familiarity with physical design ...

Etched

RTL Intern

San Jose, CA · On-site

Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python ... Familiarity with verification work and writing test benches * Familiarity with physical design ...

Etched

RTL Intern

San Jose, CA · On-site

Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python ... Familiarity with verification work and writing test benches * Familiarity with physical design ...

Ambarella

Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize and optimize RTL for timing, area and power.

All JobsAsic Verification Intern Jobs

Asic Verification Intern information

See salary details

$9

$19

$36

How much do asic verification intern jobs pay per hour?

As of Jun 28, 2026, the average hourly pay for asic verification intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What types of projects or responsibilities can I expect as an ASIC Verification Intern?

As an ASIC Verification Intern, you will typically work alongside experienced engineers to develop and execute verification testbenches, run simulations, and analyze results to identify and troubleshoot design issues. Your daily tasks may include writing test cases, automating test flows, debugging failures, and participating in reviews of design and verification strategies. You’ll often be exposed to cross-functional collaboration with design, validation, and firmware teams, which enhances both your technical and communication skills. This hands-on experience will not only help you understand the real-world chip development cycle but also prepare you for advanced roles in ASIC or hardware engineering.

What are the key skills and qualifications needed to thrive in the Asic Verification Intern position, and why are they important?

To thrive as an ASIC Verification Intern, a solid understanding of digital design principles, computer architecture, and experience with Hardware Description Languages (such as Verilog or VHDL), usually acquired through coursework in electrical or computer engineering, is essential. Familiarity with industry-standard simulation tools like SystemVerilog, UVM, and EDA tools (e.g., ModelSim or Synopsys VCS) is highly valuable. Excellent attention to detail, problem-solving skills, effective communication, and a collaborative attitude help interns excel in team-based environments. These skills ensure accurate verification, efficient teamwork, and successful delivery of high-quality ASIC designs.

What is an ASIC Verification Intern job?

An ASIC Verification Intern assists in verifying the functionality and performance of an ASIC (Application-Specific Integrated Circuit) design. They work with simulation tools, write testbenches in SystemVerilog or UVM, analyze waveforms, and debug issues. The role involves collaborating with design and verification engineers to ensure the ASIC meets specifications. This internship provides hands-on experience in digital design verification and exposure to industry-standard methodologies.

More about Asic Verification Intern jobs
What cities are hiring for Asic Verification Intern jobs? Cities with the most Asic Verification Intern job openings:
What are the most commonly searched types of Asic Verification jobs? The most popular types of Asic Verification jobs are:
What states have the most Asic Verification Intern jobs? States with the most job openings for Asic Verification Intern jobs include:
What job categories do people searching Asic Verification Intern jobs look for? The top searched job categories for Asic Verification Intern jobs are:
Asic Verification Intern jobs near you
Infographic showing various Asic Verification Intern job openings in the United States as of June 2026, with employment types broken down into 23% Internship, 1% As Needed, 14% Full Time, 58% Part Time, and 4% Temporary. Highlights an 95% Physical, 2% Hybrid, and 3% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.

DV Intern

Etched

San Jose, CA • On-site

Other

Posted 21 days ago

Job description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As a Design Verification intern, you will ensure the custom IPs powering our chips — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack. We are looking for Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with high-speed digital logic

  • Exposure to ASIC or SoC design concepts

  • Familiarity with SystemVerilog, UVM, or Python

  • Familiarity with verification work and writing test benches

  • Familiarity with physical design flows and tooling

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Familiarity with modern ML and LLM model architectures

  • UVM or formal verification experience

  • ​Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact internships@etched.com

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.