ZipRecruiter

Log In

1

Asic Layout Design Engineer Jobs (NOW HIRING)

Superbeo

Analog Layout Design Engineer

Santa Clara, CA · On-site

Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 Months, Contract to Hire * Experience with layout of cutting-edge high-performance, high-speed CMOS integrated ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Innogrit

Design Engineer

San Jose, CA · On-site

Perform post-layout Hspice simulation to characterize the designed circuit. * Assist with test ... Masters degree in Electrical Engineering/Computer Science. * 6 months experience as an ASIC Design ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

GABLETEK

AMR Layout Design Engineer

Troy, MI · On-site

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

GABLETEK

AMR Layout Design Engineer

Troy, MI · On-site

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

next page

Showing results 1-20

All JobsAsic Layout Design Engineer Jobs

Asic Layout Design Engineer information

See salary details

$45K

$120.8K

$185.5K

How much do asic layout design engineer jobs pay per year?

As of Jul 13, 2026, the average yearly pay for asic layout design engineer in the United States is $120,849.00, according to ZipRecruiter salary data. Most workers in this role earn between $90,000.00 and $144,000.00 per year, depending on experience, location, and employer.

How much does an ASIC design engineer make?

An ASIC layout design engineer's salary typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level engineers may earn less, while experienced professionals with specialized skills in hardware description languages and EDA tools can earn higher salaries.

What engineer makes $500,000 a year?

An Asic Layout Design Engineer can earn $500,000 or more annually, especially with extensive experience, advanced skills in EDA tools, and working in high-demand semiconductor companies. Such compensation often includes bonuses and stock options, reflecting the specialized nature of the role in chip design and manufacturing.

What is the salary of ASIC design engineer?

The salary of an ASIC layout design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in EDA tools can earn higher compensation.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growing need for custom integrated circuits in industries like consumer electronics, telecommunications, and automotive. Skills in hardware description languages such as VHDL or Verilog, along with experience in EDA tools, enhance job prospects in this field.

What are ASIC Layout Design Engineers?

ASIC Layout Design Engineers are specialized professionals who create the physical design of Application-Specific Integrated Circuits (ASICs). They translate circuit schematics into geometric representations that can be fabricated onto silicon chips, ensuring performance, power, and area specifications are met. Their work involves using electronic design automation (EDA) tools to place and route circuit elements while adhering to manufacturing constraints and design rules. They collaborate closely with circuit designers and verification engineers throughout the chip design process.

What are the key skills and qualifications needed to thrive as an ASIC Layout Design Engineer, and why are they important?

To thrive as an ASIC Layout Design Engineer, you need expertise in semiconductor physics, VLSI design, and layout methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Graphics, and knowledge of process design kits (PDKs) are routinely required. Attention to detail, strong problem-solving abilities, and effective collaboration skills help engineers excel in this role. These skills are crucial for ensuring accurate, efficient, and manufacturable chip designs that meet performance and reliability standards.

What are some common challenges faced by ASIC Layout Design Engineers in managing complex projects?

ASIC Layout Design Engineers often face challenges such as meeting tight design schedules, ensuring design rule compliance, and minimizing layout-induced circuit issues like parasitics and crosstalk. Balancing these technical demands with iterative feedback from verification and design teams requires effective communication and strong problem-solving skills. Additionally, staying updated with evolving EDA tools and process technologies is essential for delivering high-quality layouts within project constraints.

What is the difference between Asic Layout Design Engineer vs Digital IC Design Engineer?

AspectAsic Layout Design EngineerDigital IC Design Engineer
Primary FocusPhysical layout and placement of ASIC componentsLogical design and architecture of digital circuits
Skills RequiredEDA tools, layout optimization, fabrication process knowledgeHDL coding, simulation, digital logic design
Work EnvironmentASIC design teams, fabrication facilitiesDesign houses, semiconductor companies
CertificationsTypically none specific, but familiarity with industry standardsHDL certifications, digital design courses

While both roles are integral to ASIC development, the Asic Layout Design Engineer focuses on the physical implementation of circuits, ensuring manufacturability and performance. In contrast, the Digital IC Design Engineer concentrates on the logical design and verification of digital circuits. Both roles require knowledge of digital design principles, but their daily tasks and skill sets differ significantly.

More about Asic Layout Design Engineer jobs
What states have the most Asic Layout Design Engineer jobs? States with the most job openings for Asic Layout Design Engineer jobs include:
What job categories do people searching Asic Layout Design Engineer jobs look for? The top searched job categories for Asic Layout Design Engineer jobs are:
Asic Layout Design Engineer jobs near you
Infographic showing various Asic Layout Design Engineer job openings in the United States as of July 2026, with employment types broken down into 95% Full Time, 1% Part Time, 2% Contract, and 2% Summer. Highlights an 89% Physical, 6% Hybrid, and 5% Remote job distribution, with an average salary of $120,849 per year, or $58.1 per hour.
Analog Layout Design Engineer

Analog Layout Design Engineer

Superbeo

Santa Clara, CA • On-site

Contractor

Re-posted 7 days ago

Job description

Job Title: Analog Layout Design Engineer
Job location: Santa Clara, CA, 95054
Job Duration: 3 Months, Contract to Hire
Job Description:
  • Experience with layout of cutting-edge high-performance, high-speed CMOS integrated circuits in older foundry CMOS process nodes in 40nm, 55nm, 65nm and 130nm following best practices from the industry.
  • Reviewing and analyzing floorplans and complex circuits with circuit designers
  • Running complete set of design verification tools available on AMS blocks
  • Interpreting LVS, DRC and ERC reports to find the fastest way to complete layout
  • Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that meet stringent matching performance, area, and power requirements
  • Be a great role model, by inspiring and motivating team, and Establishing Effective Organizational Structure and Communication Protocols. Able to Delegate and Empower team along with Effective Time Management.
  • Working with the circuit designer or Layout-Lead to plan/schedule work and negotiate any layout trade-offs as needed
Qualifications:
  • 10+ years of experience in analog/mixed-signal layout design of deep submicron CMOS circuits and at least 3+ years of recent experience on advance nodes including FinFET technologies
  • Experience with and knowledge of analog/mixed-signal IP (e.g., SERDES PHY, transmitter and receiver, PLL, DDR PHY, ADCs, DACs, LDOs, etc.)
  • Experience leading complex layout macros during the full design cycle from floorplan analysis to completion of physical design verification
  • Great understanding of CAD flows and tools related to analog/mixed-signal layout design
  • Experience crafting well-matched, low noise, and low power analog blocks consisting of transistors, resistors, capacitors, pad IO's, ESD structures, etc.
  • High level of proficiency in custom, as well as standard cell-based, floorplanning and hierarchical layout assembly
  • Must understand issues of IR drop, RC delay, electro-migration, self-heating and coupling capacitance
  • Must recognize failure prone circuit and layout structures, have experience with analog and DFM standard methodologies, and enthusiastically work with circuit designer or layout lead for the best approach to problems
  • High level of proficiency in interpretation of CALIBRE DRC, ERC, LVS, etc., reports
  • Knowledge of CADENCE or MENTOR GRAPHICS layout tools.
  • Excellent interpersonal skills and able to work with remote teams
  • Synopsys/Cadence/Mentor Layout tools (Preference: 5)
  • Python (Preference: 3)
  • TSMC 7nm or 5nm (Preference: 3)
  • TSMC 3nm (Preference: 5)