ZipRecruiter

Log In

1

Asic Layout Design Engineer Jobs in California (NOW HIRING)

TetraMem - Accelerate The World

CAD Engineer

San Jose, CA · On-site

$110K - $250K/yr

Collaborate with design engineer, verification engineer, IT, and EDA vendor to optimize EDA license ... Experience with circuit or layout design in Cadence environment * Experience with ASIC design in ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

... Image Sensor such as asic_pixel array, column-amplifier, switch capacitor, comparator, ramp ... Collaborate with layout engineer on whole chip layout integration and improvement by Cadence ...

TetraMem Inc

CAD Engineer

San Jose, CA · On-site

$110K - $250K/yr

Collaborate with design engineer, verification engineer, IT, and EDA vendor to optimize EDA license ... Experience with circuit or layout design in Cadence environment * Experience with ASIC design in ...

Nvidia Corporation

Senior Mask Design Engineer

Santa Clara, CA · On-site

$122K - $164K/yr

You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products. * Job duties will include floor planning, custom layout and verifying against design rules and ...

Nvidia

Senior Mask Design Engineer

Santa Clara, CA · Hybrid

$122K - $164K/yr

You'll work with ASIC and mixed-signal engineers to customize designs for integration in VLSI products. * Job duties will include floor planning, custom layout and verifying against design rules and ...

previous pagenext page

Showing results 21-40

All JobsAsic Layout Design Engineer JobsAsic Layout Design Engineer Jobs in California

Asic Layout Design Engineer information

How much does an ASIC design engineer make?

An ASIC layout design engineer's salary typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level engineers may earn less, while experienced professionals with specialized skills in hardware description languages and EDA tools can earn higher salaries.

What engineer makes $500,000 a year?

An Asic Layout Design Engineer can earn $500,000 or more annually, especially with extensive experience, advanced skills in EDA tools, and working in high-demand semiconductor companies. Such compensation often includes bonuses and stock options, reflecting the specialized nature of the role in chip design and manufacturing.

What is the salary of ASIC design engineer?

The salary of an ASIC layout design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in EDA tools can earn higher compensation.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growing need for custom integrated circuits in industries like consumer electronics, telecommunications, and automotive. Skills in hardware description languages such as VHDL or Verilog, along with experience in EDA tools, enhance job prospects in this field.

What are ASIC Layout Design Engineers?

ASIC Layout Design Engineers are specialized professionals who create the physical design of Application-Specific Integrated Circuits (ASICs). They translate circuit schematics into geometric representations that can be fabricated onto silicon chips, ensuring performance, power, and area specifications are met. Their work involves using electronic design automation (EDA) tools to place and route circuit elements while adhering to manufacturing constraints and design rules. They collaborate closely with circuit designers and verification engineers throughout the chip design process.

What are the key skills and qualifications needed to thrive as an ASIC Layout Design Engineer, and why are they important?

To thrive as an ASIC Layout Design Engineer, you need expertise in semiconductor physics, VLSI design, and layout methodologies, typically supported by a degree in electrical engineering or a related field. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Graphics, and knowledge of process design kits (PDKs) are routinely required. Attention to detail, strong problem-solving abilities, and effective collaboration skills help engineers excel in this role. These skills are crucial for ensuring accurate, efficient, and manufacturable chip designs that meet performance and reliability standards.

What are some common challenges faced by ASIC Layout Design Engineers in managing complex projects?

ASIC Layout Design Engineers often face challenges such as meeting tight design schedules, ensuring design rule compliance, and minimizing layout-induced circuit issues like parasitics and crosstalk. Balancing these technical demands with iterative feedback from verification and design teams requires effective communication and strong problem-solving skills. Additionally, staying updated with evolving EDA tools and process technologies is essential for delivering high-quality layouts within project constraints.

What is the difference between Asic Layout Design Engineer vs Digital IC Design Engineer?

AspectAsic Layout Design EngineerDigital IC Design Engineer
Primary FocusPhysical layout and placement of ASIC componentsLogical design and architecture of digital circuits
Skills RequiredEDA tools, layout optimization, fabrication process knowledgeHDL coding, simulation, digital logic design
Work EnvironmentASIC design teams, fabrication facilitiesDesign houses, semiconductor companies
CertificationsTypically none specific, but familiarity with industry standardsHDL certifications, digital design courses

While both roles are integral to ASIC development, the Asic Layout Design Engineer focuses on the physical implementation of circuits, ensuring manufacturability and performance. In contrast, the Digital IC Design Engineer concentrates on the logical design and verification of digital circuits. Both roles require knowledge of digital design principles, but their daily tasks and skill sets differ significantly.

What are popular job titles related to Asic Layout Design Engineer jobs in California? For Asic Layout Design Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Asic Layout Design Engineer jobs in California look for? The top searched job categories for Asic Layout Design Engineer jobs in California are:
Asic Layout Design Engineer jobs near you
Infographic showing various Asic Layout Design Engineer job openings in California as of July 2026, with employment types broken down into 21% As Needed, 72% Full Time, 3% Part Time, 3% Contract, and 1% Summer. Highlights an 87% Physical, 8% Hybrid, and 5% Remote job distribution.
CAD Engineer

CAD Engineer

TetraMem - Accelerate The World

San Jose, CA • On-site

$110K - $250K/yr

Other

Posted 11 days ago

Job description

Responsibilities:

  • Development of in-house CAD tools for analog design, analog layout, database management, digital frontend and backend, SoC sign-off
  • Automation in design and verification flow using languages such as tcl, skill, or python
  • Collaborate with design engineer, verification engineer, IT, and EDA vendor to optimize EDA license usage
  • Drive innovation by researching and implementing advanced CAD methodologies that either increase productivity or reduce EDA cost
  • Mentor and provide technical guidance to junior engineers, fostering a culture of continuous learning and professional development.
  • Participate in design reviews, provide constructive feedback, and contribute to the improvement of design processes and standards.

Requirements:

  • Degree in Electrical Engineering or Computer Engineering, with experience in analog or digital IC design flow and CAD methodology.
  • 10+ years of experience in CAD engineering, with at least 2 years of experience in <28nm technology node EDA methodology
  • Strong knowledge of analog design, custom layout and physical verification flows
  • Familiar with common EDA environment tools (e.g., Synopsys, Cadence, Siemens etc.), include licensing, environment setup, automation API, and have working knowledge on tool usage
  • Experience with at least one of SKILL or TCL
  • Proficient with UNIX based operating system, file management, disk management and security
  • Ability to automate design methodologies and create productivity scripts with design engineers
  • Ability to work in a startup environment and to work both independently and as a team player


The following skillsets will be considered a strong asset:

  • Experience with circuit or layout design in Cadence environment
  • Experience with ASIC design in Synopsys environment

Salary Range: $110,000 - $250,000 / year

Apply