ZipRecruiter

Log In

1

Asic Design Verification Jobs in Texas (NOW HIRING)

Meta

ASIC Engineer, Design Verification

Austin, TX · On-site +1

$146K/yr

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for ...

Meta

ASIC Engineer, Design Verification

Austin, TX

$114K/yr

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for ...

Meta

ASIC Engineer, Design Verification

Austin, TX · On-site +1

$114K/yr

Meta is hiring an ASIC Design Verification Engineer within the Infrastructure Silicon organization. We are looking for individuals with experience in Design Verification to build IP and System on ...

Ericsson

ASIC Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

ASIC Design Verification Engineer Austin, Texas This is not a remote work opportunity Hybrid work schedule Your Work Powers the World's 5G Networks Not a simulation. Not a demo environment.

Meta

ASIC Engineer, Design Verification

Austin, TX · On-site +1

$178K/yr

ASIC Engineer, Design Verification Responsibilities: * Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification * Develop ...

next page

Showing results 1-20

All JobsAsic Design Verification JobsAsic Design Verification Jobs in Texas

Asic Design Verification information

See Texas salary details

$82K

$145.4K

$192.9K

How much do asic design verification jobs pay per year?

As of Jul 29, 2026, the average yearly pay for asic design verification in Texas is $145,410.00, according to ZipRecruiter salary data. Most workers in this role earn between $126,700.00 and $163,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an ASIC Design Verification Engineer, and why are they important?

To thrive as an ASIC Design Verification Engineer, you need a solid background in digital design concepts, verification methodologies, and a degree in electrical or computer engineering. Proficiency with hardware description languages like Verilog or VHDL, verification tools such as UVM/SystemVerilog, and simulation/debugging environments is essential. Strong analytical thinking, attention to detail, and effective communication skills help you identify design flaws and collaborate with cross-functional teams. These skills are critical to ensuring the reliability, efficiency, and functionality of complex integrated circuits before production.

What are some common challenges faced in ASIC Design Verification, and how can they be addressed?

One of the main challenges in ASIC Design Verification is dealing with increasing design complexity and ensuring that all functional requirements are thoroughly tested within tight project timelines. To address this, verification engineers often use advanced methodologies such as UVM (Universal Verification Methodology) and leverage automation tools for testbench creation and regression testing. Effective collaboration with design engineers is also essential to quickly resolve issues and ensure alignment between the design and verification teams. Maintaining good documentation and regularly updating test plans helps keep the verification process organized and efficient.

What is ASIC Design Verification?

ASIC Design Verification is the process of ensuring that an Application-Specific Integrated Circuit (ASIC) design functions as intended before it is manufactured. This involves creating and running tests, simulations, and checks to detect and correct errors in the design. Verification engineers use specialized tools and methodologies such as simulation, formal verification, and emulation to verify the logic and performance of the ASIC. Thorough verification helps prevent costly mistakes and ensures the final chip meets all specifications.
What are popular job titles related to Asic Design Verification jobs in Texas? For Asic Design Verification jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Asic Design Verification jobs in Texas look for? The top searched job categories for Asic Design Verification jobs in Texas are:
What cities in Texas are hiring for Asic Design Verification jobs? Cities in Texas with the most Asic Design Verification job openings:
Asic Design Verification jobs near you
Infographic showing various Asic Design Verification job openings in Texas as of July 2026, with employment types broken down into 20% As Needed, 73% Full Time, 4% Part Time, 2% Contract, and 1% Summer. Highlights an 85% Physical, 9% Hybrid, and 6% Remote job distribution, with an average salary of $145,410 per year, or $69.9 per hour.

ASIC Design Verification Engineer

VentureSoft Global

Austin, TX • On-site

$134K - $164K/yr

Other

Posted yesterday

New

Job description

Job Title: Senior ASIC Design Verification Engineer
Location: Austin, TX / San Francisco, CA (Onsite/Hybrid)
 
Job Summary
 
We are seeking an experienced Senior ASIC Design Verification Engineer to verify next-generation CPU, AI/ML, and SoC designs. The ideal candidate will have strong expertise in developing UVM-based verification environments, functional coverage, RTL debug, and constrained-random verification while working closely with design and architecture teams from specification through tape-out.
 
Primary Skills (Must Have)
  • SystemVerilog & UVM
  • Constrained Random Verification (CRV)
  • Functional Coverage & Coverage Closure
  • RTL Debug & ASIC/SoC Verification
Key Responsibilities
  • Develop UVM/SystemVerilog verification environments.
  • Create test plans, testbenches, sequences, scoreboards, and checkers.
  • Perform block-level and full-chip ASIC/SoC verification.
  • Execute constrained-random and directed testing.
  • Debug RTL issues and drive functional coverage closure.
  • Collaborate with design, architecture, and validation teams.
  • Support regression, verification signoff, and tape-out activities.
Preferred Skills
  • CPU/Processor or Memory Subsystem Verification
  • SVA (SystemVerilog Assertions)
  • ARM, RISC, AI/ML Accelerator, or GPU verification
  • Experience with VCS, Questa, or Xcelium
  • Python or C/C++
Education
Bachelor''''''''s or Master''''''''s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
 

Thanks,

Vinutha

Venturesoft.ai

 

Apply