1

Analog Layout Engineer Jobs in Utah (NOW HIRING)

Layout Design Engineer (SRAM) City: Santa Clara State/Province: California Posting Start Date: 7/14 ... Analog Layout. Experience: 3-5 Years. The expected compensation for this role ranges from $45,000 ...

Senior Motor Controls Engineer

Provo, UT

$98K - $135K/yr

What You Will Do Raytheon's Effector Analog & Power (EAP) Team is looking for mid-career engineers ... Guide ECAD drafters through layout and routing activities, with moderate support from senior ...

Motor Controls Engineer II

Provo, UT

$79K - $102K/yr

What You Will Do Raytheon's Effector Analog & Power (EAP) Team is looking for junior to mid-career ... Guide ECAD drafters through layout and routing activities, with moderate support from senior ...

Principal Electronics Engineer

Provo, UT

$131K - $160K/yr

What You Will Do Raytheon's Effector Analog & Power (EAP) Team is looking for junior to mid-level ... Guide ECAD drafters and junior engineers through layout and routing activities. Define layer ...

Layout and routing support of printed circuit boards * Providing factory, field, production, and ... RF, Microwave, Analog, Digital Electronics, Mixed Signal, Circuit Design or Analysis, Power ...

next page

Showing results 1-20

Analog Layout Engineer information

See Utah salary details

$70.1K

$169.5K

$184.8K

How much do analog layout engineer jobs pay per year?

As of Jul 25, 2026, the average yearly pay for analog layout engineer in Utah is $169,546.00, according to ZipRecruiter salary data. Most workers in this role earn between $183,900.00 and $183,900.00 per year, depending on experience, location, and employer.

What are Analog Layout Engineers?

Analog Layout Engineers are specialized professionals who design the physical layout of analog and mixed-signal integrated circuits (ICs). They translate circuit schematics into detailed geometric representations that can be manufactured on silicon wafers. Their work includes placement and routing of transistors, resistors, capacitors, and interconnects, ensuring optimal performance, area, and reliability. They collaborate closely with circuit designers to meet electrical and physical requirements, and use electronic design automation (EDA) tools to create and verify layouts.

What are some common challenges Analog Layout Engineers face when collaborating with circuit designers?

Analog Layout Engineers often work closely with circuit designers to translate schematics into physical layouts, which can present challenges such as resolving conflicting design requirements or optimizing for both performance and manufacturability. Miscommunications can occur regarding layout constraints, parasitic effects, or changes in design specifications. Successful collaboration requires clear communication, proactive problem-solving, and regular design reviews to ensure that the final layout meets all electrical, physical, and timing requirements.

What are the key skills and qualifications needed to thrive as an Analog Layout Engineer, and why are they important?

To thrive as an Analog Layout Engineer, you need strong knowledge of semiconductor physics, circuit design principles, and experience with analog/mixed-signal layout, typically supported by a degree in electrical engineering or a related field. Proficiency with EDA tools such as Cadence Virtuoso, DRC/LVS verification tools, and familiarity with IC fabrication processes are crucial. Attention to detail, problem-solving, and effective communication are important soft skills for collaborating with design teams and ensuring design accuracy. These skills and qualities are essential for creating high-performance, manufacturable integrated circuits that meet stringent specifications and timelines.

What is the difference between Analog Layout Engineer vs Digital IC Layout Engineer?

AspectAnalog Layout EngineerDigital IC Layout Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, specialized in analog designBachelor's or Master's in Electrical Engineering, focused on digital design
Work EnvironmentDesigning analog circuits, working closely with circuit designersImplementing digital logic layouts, collaborating with digital design teams
Industry UsageSemiconductor companies, ASIC/FPGA designSemiconductor companies, ASIC/FPGA design
Common Search/ComparisonAnalog Layout Engineer vs Digital IC Layout Engineer

Both roles involve IC layout design within the semiconductor industry, but Analog Layout Engineers focus on analog circuits requiring precise analog signal handling, while Digital IC Layout Engineers work on digital logic circuits. The skills, tools, and design considerations differ, making each role specialized within the chip design process.

What are the most commonly searched types of Analog Layout Engineer jobs in Utah? The most popular types of Analog Layout Engineer jobs in Utah are:
What job categories do people searching Analog Layout Engineer jobs in Utah look for? The top searched job categories for Analog Layout Engineer jobs in Utah are:
Infographic showing various Analog Layout Engineer job openings in Utah as of July 2026, with employment types broken down into 4% Internship, 87% Full Time, and 9% Contract. Highlights an 92% In-person, 4% Hybrid, and 4% Remote job distribution, with an average salary of $169,546 per year, or $81.5 per hour.
Layout Design Engineer (SRAM)

Layout Design Engineer (SRAM)

Wipro Limited

Santa Clara, UT • On-site

$45K - $121K/yr

Full-time

Medical, Dental, PTO

Posted 9 days ago


Wipro rating

7.8

Company rating: 7.8 out of 10

Based on 27 frontline employees who took The Breakroom Quiz

77th of 213 rated it services


Job description

Job Title: Layout Design Engineer (SRAM)
City: Santa Clara
State/Province: California
Posting Start Date: 7/14/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients' most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.
Job Description:
͏
What you will be doing:
• Manage the complete custom layout process for SRAM bitcell arrays, memory periphery, test structures, and memory macros in advanced CMOS technologies.
• Develop and improve floorplans for SRAM and memory blocks, covering array layout, periphery positioning, power grid design, routing channels, and macro assembly.
• Carry out, debug, and complete DRC, LVS, ERC, antenna, and associated physical verification checks with tools such as Calibre, ICV, or similar workflows.
• Support EM/IR review, power integrity, density/fill, DFM, dummy insertion, layout-dependent effects, and other requirements for tapeout.
• Collaborate with circuit designers to convert schematics into layouts, ensuring matching, symmetry, shielding, parasitic targets, and reliability constraints are maintained.
• Collaborate with PnR and integration teams to resolve top-level DRC/LVS, pin access, boundary, routing, power-grid, and macro-integration issues.
• Implement and advance layout methodology, checklists, reusable practices, and quality standards for consistent memory IP delivery.
• Collaborate with foundry, CAD, and methodology teams on rule interpretation, deck behavior, waivers, and advanced-node process constraints.
• Review layouts, mentor junior engineers, and help raise layout quality and execution rigor across the team.
What we need to see:
• Have a BSEE or equivalent experience
• 10+ years of custom IC layout experience, including 5+ years in SRAM, memory compiler, or full-custom memory IP layout.
• Hands-on participation in advanced CMOS technology initiatives, preferably concentrating on FinFET or GAA nodes at 5nm, 3nm, or smaller dimensions.
• Solid grasp of SRAM and memory layout principles.
• Extensive experience in Cadence Virtuoso applied to custom layout creation and assessment.
• Extensive experience in DRC/LVS debugging using Calibre, ICV, or similar physical verification tools.
• Experience with floorplanning, block-level routing, macro assembly, pin planning, boundary/interface management, and top-level physical verification.
• Direct familiarity with advanced-node layout limitations and layout-dependent phenomena, including LOD, density/fill, matching, symmetry, shielding, electromigration, IR drop, and DFM or similar expertise.
• Ability to work effectively with circuit build, physical build, integration, CAD, and foundry teams.
• Clear communication, strong ownership, good judgment, and the ability to mentor other engineers.
• Knowledge of layout automation or AI tools is a definite plus.
Mandatory Skills: Analog Layout.
Experience: 3-5 Years.
The expected compensation for this role ranges from $45,000 to $121,000 .
Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.
Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.
Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.
Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.

What Wipro employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom