ZipRecruiter

Log In

1

Ai Chip Design Rtl Jobs in Florida (NOW HIRING)

previous page

Showing results 21-24

All JobsAi Chip Design Rtl JobsAi Chip Design Rtl Jobs in Florida

Ai Chip Design Rtl information

What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?

AspectAi Chip Design RtlAi Chip Verification Engineer
Primary FocusDeveloping and implementing Register Transfer Level (RTL) code for AI chipsVerifying and validating RTL designs to ensure functionality
Skills RequiredHDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledgeSimulation, testbench creation, debugging, scripting skills
Work EnvironmentDesign teams, hardware development labs, EDA toolsVerification teams, simulation environments, test setups
CertificationsHardware design certifications, FPGA/ASIC trainingVerification methodologies, UVM, SystemVerilog certifications

While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.

What are common challenges faced by AI Chip Design RTL engineers during the verification process?

AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.

What is an AI Chip Design RTL engineer?

AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.

What skills and qualifications are needed to thrive as an AI Chip Design RTL engineer?

To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in Florida? For Ai Chip Design Rtl jobs in Florida, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Florida look for? The top searched job categories for Ai Chip Design Rtl jobs in Florida are:
What cities in Florida are hiring for Ai Chip Design Rtl jobs? Cities in Florida with the most Ai Chip Design Rtl job openings:
Ai Chip Design Rtl jobs near you

Staff SoC Layout/EDA Designer

Qorvo, Inc.

Fort Lauderdale, FL

Full-time

Posted 5 days ago

Qorvo rating

8.3

Company rating: 8.3 out of 10

Based on 21 frontline employees who took The Breakroom Quiz

Job description

Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves multiple high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our innovative team is helping connect, protect and power our planet.

Summary 

As Staff Layout Designer, you will work as part of a cross-functional, global team delivering System-on-Chip (SoC) products from concept to high volume production for the consumer, industrial, and automotive industries. 

Responsibilities 

  • Work with analog/RF/mixed-signal design engineers and digital engineers to create/optimize layouts of complex blocks and chip-level SoC macros 

  • Work on continuous-improvement projects to automate/customize layout work flows through scripting and batch-mode operations 

  • Produce high quality analog/RF/mixed-signal macros using industry best practices for layout and physical verification 

  • Own block-level layout designs and top-level floor planning including full hierarchical verification/debug 

  • Lead, document, and communicate layout design flows and reviews efficiently including the tape-out process and project database management/archive 

  • Help manage/support layout contractors and mentor junior layout designers 

  • Collaborate with global team engineers/designers to ensure designs are specification compliant and on time 

  • Work independently on complex tasks while staying in sync with team activities/plan 

Qualifications 

  • Minimum of Associate's degree in Electronic Engineering or related field (Bachelor's degree preferred) 

  • 5+ years relevant industry work experience required 

  • Strong working skills with Cadence Virtuoso and PDK layout design tools (OA, CDL, GDS). 

  • Strong working skills with physical verification tools (Pegasus/Calibre) and flows (DRC, LVS, ERC, PERC, LVL) 

  • Detailed experience with analog/RF/mixed-signal layout in deep sub-micron, CMOS nodes (40nm and lower) 

  • Understanding of LDE, ANT, ESD/LUP, NTN/TW/SOI isolation, matching, PnR parasitics, and EMIR concepts 

  • Knowledge of digital physical design flows and techniques (VHDL, Verilog, LEF, DEF) 

  • Knowledge of scripting with Linux shell, Makefile, Modules, SKILL, TCL, Python and/or AI-LLM clients

This position is not eligible for visa sponsorship by the Company.

#LI-SM1

MAKE A DIFFERENCE AT QORVO   

 We are Qorvo. We do more than create innovative RF and Power solutions for the mobile, defense and infrastructure markets - we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us.

We are an Equal Employment Opportunity (EEO) employer and welcome all qualified applicants. Applicants will receive fair and impartial consideration without regard to any characteristics protected by applicable law, including race, color, religion, sex (as defined by law), national origin, age, military or veteran status, genetic information, or disability. 

What Qorvo employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply