Altera
Altera

60 Altera Product Development Jobs Hiring Near You

Job Details: About Altera At Altera, our independence as the world's largest pureplay FPGA ... product development, yield improvement and reliability risk assessments * Support debug and fault ...

Silicon Domain Architect

San Jose, CA · On-site

$119 - $178/hr

... Altera is seeking a Silicon Domain Architect to support the definition and development of ... The Silicon Domain Architect will contribute to future FPGA product generations by supporting ...

Software Product Manager

San Jose, CA · On-site

$149K - $215K/yr

Altera is seeking an Embedded Product Marketing Manager to define and drive our outward-facing ... development tools/workflows * Proven ability to translate complex technical concepts into clear ...

... Altera is seeking a Silicon Domain Architect to support the definition and development of next ... The Silicon Domain Architect will contribute to future FPGA product generations by supporting ...

About the Role Altera is seeking a Technical Program Manager to coordinate and drive the ... Experience with full product development lifecycle, including definition, development, verification ...

Lead Product Planner

San Jose, CA · On-site

$166K - $241K/yr

About Altera At Altera™, our independence as the world's largest pure-play FPGA solutions ... Knowledge in FPGA architecture and FPGA development methodology * Experience in architecting FPGA ...

... product engineering, quality, supply chain, and executive leadership. Why Altera * Lead foundry ... Set clear goals, accountability, and development plans for senior technical staff * Promote a ...

Technical Program Manager

San Jose, CA · On-site

$113K - $164K/yr

About the Role Altera is seeking a Technical Program Manager to coordinate and drive the ... Experience with full product development lifecycle, including definition, development, verification ...

Silicon Domain Architect

San Jose, CA · On-site

$118K - $178K/yr

... Altera is seeking a Silicon Domain Architect to support the definition and development of next ... The Silicon Domain Architect will contribute to future FPGA product generations by supporting ...

Physical Design Engineer

San Jose, CA · On-site

$100K - $110K/yr

Job Details: About Altera At Altera, our independence as the world's largest pureplay FPGA ... real product development. Responsibilities * Perform physical design implementation of custom IP ...

BootROM & Firmware Developer

San Jose, CA · On-site

$140 - $216/hr

... products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the ...

... products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules ... Altera is helping to shape the future through pioneering innovation that unlocks extraordinary ...

$134K - $195K/yr

For decades, Altera has been at the forefront of programmable logic technology. Our commitment to ... Product Marketing, and Business Development. * Relationship Building: Cultivate strong ...

Showing results 21-40

Altera Jobs Information

What are the most popular job types at Altera?

    Infographic showing various Product Development job openings at Altera in the United States as of August 2026, with employment types broken down into 99% Full Time, and 1% Part Time. Highlights an 85% Physical, and 15% Remote job distribution.

    Product Physical Failure Analysis Engineer

    Altera

    San Jose, CA

    $149K - $215K/yr

    Full-time

    Posted 5 days ago


    Job description

    Job Details:Job Description:

    About Altera

    At Altera, our independence as the world's largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely-empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

    About the Role

    We are seeking an experienced semiconductor Physical Failure Analysis Engineer responsible for root cause identification on yield, reliability and customer returns. Drives failure identification in processes and products and searches for improvements to enhance yield, performance, quality, and reliability of next generation product and package technologies. Collaborates with design and process development engineers to determine relationship of materials properties and electrical performance and thoroughly explains fundamental aspects of material and device interactions as needed to assist in the transfer new product to manufacturing. Adds to the development of electrical, analytical, and mechanical methodologies by developing failure mode and effects analysis (FMEA) and maintaining control plans throughout the product lifecycle. Applies strategic failure analysis capabilities for future technologies and products, drives automation and improvement of failure analysis process, and conducts innovative use of new analytical tools, equipment, and methodologies. Develops, records, and performs failure analysis on systems and components to identify root cause, analyze failure reports, and recommend corrective action to prevent reoccurrence of problems.

    Key Responsibilities

    • Collaborate with Product/Yield/Reliability Engineers to drive fault isolation during product development, yield improvement and reliability risk assessments

    • Support physical failure analysis and root cause determination of semiconductor device failures

    • Collaborate with Fault isolation engineers or Independently interpret Emission microscopes, Laser Voltage Probing and OBIRCH data and to define physical failure analysis process

    • Independently define, and execute physical failure analysis tools such as SEM, FIB and EDX

    • Experienced with layout, schematic and design analysis tools

    • Develop reports and communicate findings to the responsible engineers on a regular basis

    Salary Range

    The pay range below is for Bay Area California only. Actual salary may vary based ona number offactors including job location, job-related knowledge, skills, experiences,trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

    $149,100 - $215,925 USD

    We use artificial intelligence to screen, assess, or select applicants for the position.Applicants must be eligible for any required U.S. export authorizations.

    #LI-MD1

    Qualifications:

    Minimum Qualifications

    • BS degree in Electrical Engineering, Materials Science, Physics, Mechanical Engineering, or a related field

    • 8+ years of experience in semiconductor failure analysis

    • 8+ years of experience with Layout & Design tools (Virtuoso, Avalon, SysNav, etc.)

    • 8+ years of experience independently implementing failure analysis using die milling/thinning, Focused Ion Beam milling for layer-by-layer deprocessing of silicon die, Scanning Electron Microscopy, and Energy Dispersive X-ray Spectroscopy

    • 8+ years of experience driving investigations to root cause and driving yield/reliability improvements

    Preferred Qualifications

    • Understanding of FPGA architecture

    • Understanding design debug features (DFT)

    • Experience with using Teradyne Ultraflex tester

    • Experience in semiconductor packaging failure analysis.

    Job Type: RegularShift:Shift 1 (United States of America)Primary Location:San Jose, California, United StatesAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.