Santa Clara, CA · On-site
$200K - $500K/yr
... heavy designs. * Write high-quality SVA properties and formal testbenches to prove functional ... Use modern AI-assisted verification and debug workflows to improve productivity and coverage.
Santa Clara, CA · On-site
$200K - $500K/yr
... heavy designs. * Write high-quality SVA properties and formal testbenches to prove functional ... Use modern AI-assisted verification and debug workflows to improve productivity and coverage.
... Product Requirement Document (PRD) * Developing the Register Transfer Level (RTL) design from the ... Writing and verifying SystemVerilog Assertions (SVA) for a design * Writing timing constraints and ...
Quick apply
... Product Requirement Document (PRD) * Developing the Register Transfer Level (RTL) design from the ... Writing and verifying SystemVerilog Assertions (SVA) for a design * Writing timing constraints and ...
San Jose, CA · Hybrid
$159K/yr
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that ... designs with System Verilog Assertions (SVA) and industry leading formal tools * Debug tests with ...
San Jose, CA · Hybrid
$159K/yr
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that ... designs with System Verilog Assertions (SVA) and industry leading formal tools * Debug tests with ...
Santa Clara, CA · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Santa Clara, CA · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Santa Clara, CA · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Santa Clara, CA · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Westborough, MA · On-site
$140K - $171K/yr
These designs enable high-speed, low-latency, and power-efficient data movement for data centers ... Lead tool evaluation and drive productivity improvements through incremental and major enhancements ...
Westborough, MA · On-site
$140K - $171K/yr
These designs enable high-speed, low-latency, and power-efficient data movement for data centers ... Lead tool evaluation and drive productivity improvements through incremental and major enhancements ...
$140K - $171K/yr
These designs enable high-speed, low-latency, and power-efficient data movement for data centers ... Lead tool evaluation and drive productivity improvements through incremental and major enhancements ...
$140K - $171K/yr
These designs enable high-speed, low-latency, and power-efficient data movement for data centers ... Lead tool evaluation and drive productivity improvements through incremental and major enhancements ...
Palo Alto, CA · On-site
$200K - $420K/yr
Leverage formal methods (SVA, Property Checking) where applicable to exhaustively prove the ... Build and maintain regression flows and productivity tools using Python, Perl, Bash, or TCL to ...
Palo Alto, CA · On-site
$200K - $420K/yr
Leverage formal methods (SVA, Property Checking) where applicable to exhaustively prove the ... Build and maintain regression flows and productivity tools using Python, Perl, Bash, or TCL to ...
Palo Alto, CA · On-site
$200K - $420K/yr
Leverage formal methods (SVA, Property Checking) where applicable to exhaustively prove the ... Build and maintain regression flows and productivity tools using Python, Perl, Bash, or TCL to ...
Palo Alto, CA · On-site
$200K - $420K/yr
Leverage formal methods (SVA, Property Checking) where applicable to exhaustively prove the ... Build and maintain regression flows and productivity tools using Python, Perl, Bash, or TCL to ...
Beaverton, OR · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Beaverton, OR · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Beaverton, OR · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
Beaverton, OR · On-site
At Apple, new ideas have a way of becoming extraordinary products, services, and customer ... CPU designs • Working with RTL and DV teams to recommend System Verilog assertions needed to ...
San Diego, CA · On-site
... designs (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, Sensors, etc.) for exciting products ... Author assertions in SVA, develop testcases, coverage models, debug and ensure coverage closure.
San Diego, CA · On-site
... designs (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, Sensors, etc.) for exciting products ... Author assertions in SVA, develop testcases, coverage models, debug and ensure coverage closure.
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
Quick apply
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
San Jose, CA · On-site
$350K/yr
Role Overview We are seeking a highly capable Formal Verification Engineer to join our core product ... Use formal verification tools to analyze RTL designs, prove design correctness, and identify ...
San Jose, CA · On-site
$350K/yr
Role Overview We are seeking a highly capable Formal Verification Engineer to join our core product ... Use formal verification tools to analyze RTL designs, prove design correctness, and identify ...
Santa Clara, CA · On-site
$156K - $160K/yr
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
Santa Clara, CA · On-site
$156K - $160K/yr
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
... digital designs using advanced formal methods. This position offers the opportunity to work on ... Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and ...
... digital designs using advanced formal methods. This position offers the opportunity to work on ... Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and ...
... digital designs using advanced formal methods. This position offers the opportunity to work on ... Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and ...
... digital designs using advanced formal methods. This position offers the opportunity to work on ... Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and ...
$156K - $160K/yr
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
$156K - $160K/yr
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP ... Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital ...
Irvine, CA · On-site
$148K - $181K/yr
They are challenged and driven by an incredible array of products and solutions with unlimited ... Implement the verification environment in Verilog, System Verilog, UVM and use SVA. * Work on low ...
Irvine, CA · On-site
$148K - $181K/yr
They are challenged and driven by an incredible array of products and solutions with unlimited ... Implement the verification environment in Verilog, System Verilog, UVM and use SVA. * Work on low ...
Since we are developing a power-sensitive client product, you will drive performance/power ... Experience designing with multiple power domains and UPF. Preferred Qualifications * Experience ...
Since we are developing a power-sensitive client product, you will drive performance/power ... Experience designing with multiple power domains and UPF. Preferred Qualifications * Experience ...
$200K - $500K/yr
Full-time
Medical, Dental, Vision, PTO
Re-posted 8 days ago
We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens Velaura's next-generation Physical AI SoC. You will apply formal methods to the hardest correctness problems in the design, working with architects, RTL, and verification teams to prove correctness exhaustively and reach coverage that simulation cannot. We welcome engineers who enjoy reasoning rigorously about complex hardware, taming state-space explosion, and finding the corner-case bugs no one else can.
Own and drive formal verification for complex SoC blocks-CPUs, control processors, floating-point units, vector/SIMD engines, and datapath-heavy designs.
Write high-quality SVA properties and formal testbenches to prove functional correctness, including end-to-end and datapath-equivalence checks.
Apply full proofs, bounded model checking, assume-guarantee reasoning, and abstraction to close proofs on deep-state designs.
Debug counterexamples and drive convergence on hard proofs using abstraction, constraints, and decomposition.
Verify floating-point and arithmetic units for IEEE-754 compliance using formal datapath and equivalence checking.
Build reusable formal apps: connectivity, register/CSR, deadlock/liveness, X-propagation, and control-path proofs.
Define constraints and modeling assumptions, and prove them consistent and non-over-constraining.
Drive formal coverage closure and integrate it into the overall verification signoff plan.
Partner with architects, RTL, and simulation teams to align on what to prove formally versus in simulation.
Maintain automated infrastructure, scripting, and CI hooks for formal regression and proof tracking.
Use modern AI-assisted verification and debug workflows to improve productivity and coverage.
Contribute to a culture of technical excellence and continuous improvement.
10+ years in functional verification, with substantial hands-on formal verification of complex digital systems.
Track record solving hard formal problems-CPU/processor DV, floating-point/arithmetic datapath, or vector/SIMD units.
Deep expertise with SystemVerilog Assertions (SVA) and formal property development.
Hands-on experience with JasperGold, VC Formal, or Questa Formal / OneSpin.
Experience developing constraints and proving them consistent and non-over-constraining.
Strong grasp of computer architecture, microarchitecture, SoC design, and digital fundamentals.
Understanding of floating-point arithmetic, IEEE-754, and datapath correctness.
Strong analytical skills and rigorous, mathematical reasoning about hardware.
Strong scripting and automation skills for build, regression, and CI pipelines.
Ability to work effectively in a collaborative, multidisciplinary team.
Experience with formal datapath verification and arithmetic equivalence checking (e.g., C/C++/SystemC reference models vs. RTL).
Experience verifying vector, SIMD, or matrix/tensor compute units.
Experience with security verification (secure/non-secure isolation, information-flow, fault/side-channel) using formal methods.
Experience with formal protocol verification of standard interconnects (e.g., AMBA AXI/ACE, CHI) using assertion IP.
Familiarity with cache coherence, memory-consistency, and interconnect protocol verification.
Familiarity with clock-domain-crossing (CDC) and reset-domain-crossing (RDC) formal signoff.
Experience with sequential equivalence checking (SEC) and low-power (UPF) formal verification.
Experience with AI, machine learning, or edge AI hardware.
Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.
Experience with functional-safety standards such as ISO 26262, IEC 61508, IEC 61511, or ISO 13849.
Experience using modern AI tools and workflows to accelerate engineering productivity.
Background in CPUs, GPUs, AI accelerators, networking and communications silicon, storage and data movement architectures, robotics and autonomous systems, automotive and ADAS platforms, aerospace and defense systems, real-time and safety-critical computing, or functional safety architectures and methodologies.
At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a competitive base salary, performance-based incentives, and equity participation, allowing team members to share in the company's long-term success.
Your base pay will depend on your skills, qualifications, experience, and location.
In addition to compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.
Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.
Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.
This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.
Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment
opportunities to minorities, women, individuals with disabilities, and protected veterans.
Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact
information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.
