1

Xilinx Vivado Jobs (NOW HIRING)

Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging * Demonstrated ability to bring FPGA designs from concept through production * Extensive experience with ...

FPGA Design Engineer

Long Beach, CA

$129K - $178K/yr

Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging * Demonstrated ability to bring FPGA designs from concept through production * Extensive experience with ...

$90 - $140/hr

Experience with FPGA toolchains (e.g., Xilinx Vivado/Vitis, Intel Quartus). * Experience implementing high-speed digital interfaces (e.g., JESD204, LVDS, SERDES). * Familiarity with MATLAB/Simulink ...

NY · On-site

$80 - $120/hr

Xilinx Vivado, Intel Quartus, ModelSim, ARM/Keil MDK, IAR Embedded Workbench Collaboration: Git, SVN, Jira, Confluence Hardware/Laboratory equipment like: Oscilloscopes (high bandwidth), logic ...

FPGA Engineer

Foster City, CA · On-site

$90 - $140/hr

Experience with FPGA toolchains (e.g., Xilinx Vivado/Vitis, Intel Quartus). * Experience implementing high-speed digital interfaces (e.g., JESD204, LVDS, SERDES). * Familiarity with MATLAB/Simulink ...

FPGA Design Engineer

Long Beach, CA · On-site

$135K - $225K/yr

Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging * Demonstrated ability to bring FPGA designs from concept through production * Extensive experience with ...

FPGA Engineer

Duluth, GA · On-site

$119K - $153K/yr

Xilinx Vivado preferred. • Experience writing simulation test benches and interpreting waveform results • Familiarity with common interfaces: SPI, I2C, UART, AXI, PCIe, Ethernet, or similar • ...

Knowledge of embedded system design tools such as AMD Xilinx's Vivado & Vitis tools, IP Integrator, or Intel Altera Quartus, and Eclipse based software development environment. * Knowledge of board ...

Knowledge of embedded system design tools such as AMD Xilinx's Vivado & Vitis tools, IP Integrator, or Intel Altera Quartus, and Eclipse based software development environment. * Knowledge of board ...

Showing results 41-60

Xilinx Vivado information

See salary details

$98.5K

$154.8K

$205K

How much do xilinx vivado jobs pay per year?

As of Sep 7, 2026, the average yearly pay for xilinx vivado in the United States is $154,823.00, according to ZipRecruiter salary data. Most workers in this role earn between $139,000.00 and $170,000.00 per year, depending on experience, location, and employer.

What is Xilinx Vivado?

Xilinx Vivado is an integrated design environment (IDE) developed by Xilinx for the synthesis and analysis of HDL (hardware description language) designs, specifically for their FPGA and SoC products. It replaces the older Xilinx ISE Design Suite and provides advanced features like high-level synthesis, IP integration, and hardware debugging. Vivado enables engineers to design, simulate, and implement digital circuits efficiently, supporting a wide range of Xilinx devices and design workflows. Its user-friendly GUI and powerful automation tools help streamline the development of complex digital systems.

What are the key skills and qualifications needed to thrive as a Xilinx Vivado FPGA engineer?

To thrive as a Xilinx Vivado FPGA Engineer, you need a strong background in digital design, hardware description languages (HDL) like VHDL or Verilog, and a relevant degree in electrical or computer engineering. Proficiency in the Xilinx Vivado Design Suite, experience with simulation tools, and knowledge of FPGA development boards are critical technical qualifications. Strong problem-solving abilities, attention to detail, and effective communication skills set top candidates apart in this field. These skills enable engineers to design, implement, and debug complex digital systems efficiently, ensuring project success and innovation.

What are common challenges engineers face when using Xilinx Vivado in FPGA design projects?

Engineers working with Xilinx Vivado often encounter challenges such as managing complex constraints for timing closure, integrating third-party IP cores, and optimizing resource utilization within the FPGA. Additionally, staying up-to-date with tool updates and effectively debugging synthesis or implementation errors can be demanding. Collaborating with hardware and software teams for system integration also requires strong communication and documentation skills, especially in larger projects where version control and design handoff are essential.

How to work with Xilinx Vivado?

Working with Xilinx Vivado involves installing the software, creating a project, and designing FPGA or SoC hardware using its integrated design environment. Users typically write hardware description language (HDL) code, perform synthesis, implementation, and generate bitstreams for programming devices. Familiarity with digital design concepts, HDL languages like VHDL or Verilog, and understanding of FPGA architecture are essential for effective use.

What does Xilinx Vivado do?

Xilinx Vivado is a design suite used for developing and implementing digital circuits on Xilinx FPGAs and SoCs. It provides tools for hardware description, synthesis, simulation, and programming, enabling engineers to create optimized hardware designs efficiently.
More about Xilinx Vivado jobs

What cities are hiring for Xilinx Vivado jobs?

Cities with the most Xilinx Vivado job openings:

What states have the most Xilinx Vivado jobs?

States with the most job openings for Xilinx Vivado jobs include:

Infographic showing various Xilinx Vivado job openings in the United States as of August 2026, with employment types broken down into 90% Full Time, and 10% Contract. Highlights an 80% In-person, 10% Hybrid, and 10% Remote job distribution, with an average salary of $154,823 per year, or $74.4 per hour.

FPGA Design Engineer

Long Wall

Long Beach, CA

$135K - $225K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 29 days ago


Key responsibilities

  • Design, implement, and verify FPGA firmware for AMD-based systems, including SoC and ACAP architectures

  • Debug and validate FPGA firmware through hardware-in-the-loop testing and system integration

  • Collaborate with hardware and software engineers to define FPGA I/O requirements, interfaces, and contribute to architecture decisions


Job description

Long Wall Company was created in 2024 to accelerate missile defense technology for the U.S. and our allies. We specialize in ballistic missile defense and are developing Cyclops, a low-cost, mass-producible interceptor. We also produce containerized launchers and offer low-cost targets for threat replication. The future of global security depends on defensive technology that redefines cost, magazine depth, and distribution to deter and defend against evolving threats. Join us.
 

WHAT WE LOOK FOR

Mission-Driven Problem Solvers – The problems in missile defense demand ingenuity. We want engineers who approach challenges with curiosity, embrace failure as a learning opportunity, and stay focused on delivering the best solution for the mission.

Total Ownership – We seek engineers who take full responsibility for delivering flight-ready work while recognizing that no one succeeds alone. The best engineers make their teammates better, knowing that complementary skills create force multiplication and drive mission success.


FPGA Design Engineer DESCRIPTION 

As a Firmware/FPGA Engineer, you will lead the design, development, and integration of FPGA-based embedded systems at Long Wall to support our launch operations and test infrastructure. You will have the opportunity to be a key member of a small team of hardware, software, and systems engineers working to develop innovative high-performance data acquisition and processing solutions that enable the rapid deployment of Long Wall launch and test systems. This individual will be responsible for FPGA firmware development from concept to production, including custom IP core design, high-speed interface implementation, hardware/software integration, and test stand FPGA development, ensuring alignment with strategic business goals. This is a role that contributes to every mission and every flight we fly as we continue to reimagine the future of missile defense systems. 

RESPONSIBILITIES:
  • Design, implement, and verify FPGA firmware for (Xilinx) AMD-based systems, including SoC and ACAP architectures
  • Debug and validate firmware through hardware-in-the-loop testing and system integration
  • Collaborate with hardware engineers to define FPGA I/O requirements and board-level interfaces
  • Collaborate with software engineers to design CPU driver interfaces for custom IP cores
  • Create and maintain technical documentation, including design specifications, timing reports, and test plans
  • Contribute to architecture decisions for FPGA/embedded systems and participate in design reviews. 
BASIC QUALIFICATIONS:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 5+ years of hands-on FPGA development experience with AMD/Xilinx platforms 
REQUIRED SKILLS AND EXPERIENCE:
  • Expert-level knowledge of Xilinx FPGA architectures and Zynq SoC platforms
  • Strong understanding of digital design principles, timing analysis, and clock domain crossing techniques
  • Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging
  • Demonstrated ability to bring FPGA designs from concept through production
  • Extensive experience with troubleshooting designs and resolving integration issues.  
  • Excellent communication and presentation skills.
  • Proficiency in HDL languages (VHDL and/or Verilog/SystemVerilog)
  • Proven experience with Vivado and Vitis toolchains, including IP integration, timing constraints, and build automation
  • Experience developing custom IP cores with register interfaces, interrupt generation, and DMA engine integration
  • Understanding of high-speed serial interfaces (SerDes/SERDES) and multi-gigabit transceiver architectures
  • Strong knowledge of streaming video/data architectures, including buffering strategies, flow control, and memory management
  • Implementation of high-speed communication protocols: PCIe (Gen 1/2/3/4/5), 1G/10G/25G Ethernet MAC/PHY layers (SGMII, RGMII, UXSGMII)
  • Design and optimization of streaming DMA architectures and high-throughput data paths
  • Multi-clock domain design, including proper CDC (Clock Domain Crossing) techniques and metastability mitigation
  • Ability to collaborate with software engineers on hardware/software interfaces, including memory-mapped register design and interrupt architecture
  • Strong debugging skills using Vivado ILA, VIO, and hardware test equipment (oscilloscopes, logic analyzers)
  • Proficiency with version control systems (Git) and CI/CD workflows for FPGA development 
PREFERRED SKILLS AND EXPERIENCE:
  • Master's degree in electrical engineering, computer engineering, or related field
  • Develop high-performance data paths and interfaces, including PCIe, Ethernet, and streaming DMA systems
  • Experience with Versal ACAP systems and Network-on-Chip (NoC) design requirements and profiling
  • Experience with Xilinx High-Level Synthesis (HLS) for algorithm acceleration
  • Experience with Versal AI Engine development and optimization
  • Knowledge of AXI/AXI-Stream protocols and custom IP core development 
  • Experience with video processing pipelines, frame buffering, and line buffering architectures 
  • Understanding of driver development concepts and register-level programming interfaces 
  • Familiarity with embedded Linux and Xilinx PetaLinux for Zynq systems
  • Experience with signal processing algorithms and DSP optimization on FPGAs
  • Understanding of power optimization techniques for FPGA designs
  • Python/TCL scripting for design automation and verification
  • Exposure to functional verification methodologies and simulation tools (ModelSim, Vivado Simulator)
  • Experience with board bring-up and hardware/software co-design
  • Experience with hardware-in-the-loop (HIL) test methodologies and integration 
ADDITIONAL REQUIREMENTS:
  • Ability to sit or stand for extended periods of time
  • Ability to use a computer to complete assignments
  • Ability to communicate with individuals and groups in person, by phone and telepresence
  • Ability to pick up to 12lbs
  • While performing the duties of this job, the employee will typically work in an office environment 

The compensation range for this role is $135,000 to $225,000/yr  

  • P3/Eng III - $135,000 to $185,000/yr
  • P4/Sr. Eng - $170,000 to $225,000/yr 

This is the lowest-to-highest compensation range we reasonably and in good faith believe we would pay for this role at the time of this posting. We may ultimately pay more or less than the posted range, and the range may be modified in the future. An employee’s pay position within the salary range will be based on several factors, including, but not limited to, relevant education, qualifications, certifications, experience, skills, geographic location, performance, and business or organizational needs.  

In addition to base pay and equity, we offer: 

  • Heavily employer-subsidized medical, dental, and vision insurance plans
  • Long Wall paid life insurance and LTD coverage
  • 4% 401k match
  • Student loan repayment assistance program 
  • Paid parental leave
  • Family planning assistance program
  • Long Wall paid financial wellness program
  • Paid time off for non-exempt employees and a flexible vacation policy for exempt employees  
ITAR Requirement
This position requires access to information protected under US export control laws, including the International Traffic in Arms Regulations and/or the Export Administration Regulations.  As such, US person status (including US citizens, U.S. permanent residents, individuals granted U.S. asylum status, or individuals admitted in U.S. refugee status) is a required qualification for this position.
 
Equal Opportunity Employer
We are an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, protected veteran status, disability, genetics, or citizenship status (when otherwise legally authorized to work and access export-controlled data) and will not be discriminated against on the basis of such characteristics or any other status protected by the laws or regulations in the locations where we operate. We encourage applicants of all ages.