1

Xilinx Fpga Design Engineer Jobs (NOW HIRING)

FPGA HW Design Engineer

Melbourne, FL ยท On-site

$114K - $157K/yr

FPGA HW Design Engineer Melbourne, FL - ITAR (Hybrid - 3days Onsite - 2Days WFH) Visa: GC/ USC ... FTE Requirement: Strong VHDL FPGA development experience - Xilinx FPGA tools and architectures ...

FPGA/ASIC Design Engineer

Del Rey, CA ยท On-site

$118K - $163K/yr

Job #215247 Chipton-Ross is seeking an FPGA/ASIC Design Engineer for a contract opportunity in ... Proficiency in VHDL and FPGA design/debug Xilinx FPGA / Vivado. Excellent Analytical/Debug skills.

FPGA Design Engineer

Long Beach, CA ยท On-site

$135K - $225K/yr

FPGA Design Engineer DESCRIPTION As a Firmware/FPGA Engineer, you will lead the design, development ... Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging

FPGA Design Engineer

Long Beach, CA

$129K - $178K/yr

FPGA Design Engineer DESCRIPTION As a Firmware/FPGA Engineer, you will lead the design, development ... Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging

FPGA Design Engineer

Long Beach, CA ยท On-site

$135K - $225K/yr

FPGA Design Engineer DESCRIPTION As a Firmware/FPGA Engineer, you will lead the design, development ... Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging

Senior FPGA Design & Dev Engineer

Melbourne, FL ยท On-site

$114K - $157K/yr

Senior FPGA Design & Dev Engineer (VHDL, DSP & Xilinx) - Location : Melbourne, FL Hybrid ( 3 days onsite) Visa: (ITAR role) Client: Aerospace ( Any industry exp will work Aero/Auto preferred ...

FPGA Design Engineer

Los Angeles, CA ยท Hybrid

$132K - $182K/yr

FPGA Design Engineers are responsible for the efficient implementation of novel signal processing ... Experience with Xilinx FPGAs, SoCs, and the Vivado IDE. * NOTE - Must be a U.S. Person (U.S.

FPGA Design Engineer

Hoboken, NJ ยท On-site

$134K - $185K/yr

FPGA Design Engineer Location: Hoboken, NJ Division : Technology Department: Engineering Reports to ... Experience with Altera(Intel) or Xilinx(AMD) FPGAs and associated development tools * Experience ...

Staff Engineer, FPGA Design (R5347)

Seattle, WA ยท On-site

$140K - $192K/yr

We are seeking a highly motivated FPGA Design Engineer with experience developing high-performance ... This role requires strong digital design fundamentals, experience with AMD/Xilinx development tools ...

next page

Showing results 1-20

Xilinx Fpga Design Engineer information

See salary details

$70K

$147.1K

$210.5K

How much do xilinx fpga design engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for xilinx fpga design engineer in the United States is $147,056.00, according to ZipRecruiter salary data. Most workers in this role earn between $123,000.00 and $169,500.00 per year, depending on experience, location, and employer.

What are popular job titles related to Xilinx Fpga Design Engineer jobs?

For Xilinx Fpga Design Engineer jobs, the most frequently searched job titles are:

FPGA HW Design Engineer

Melbourne, FL โ€ข On-site

Accord Technologies Inc.
IT Servicesย โ€ขย 51 - 200 employees

$114K - $157K/yr

Contractor

Re-posted 12 days ago


Job description

FPGA HW Design Engineer
Melbourne, FL – ITAR (Hybrid - 3days Onsite - 2Days WFH)
Visa: GC/ USC (ITAR role)
Domain : Aerospace
Position type: FTE

Requirement:

Strong VHDL FPGA development experience
- Xilinx FPGA tools and architectures
- MATLAB modeling and simulation
- Hardware lab testing and system integration
- Linux development environment experience
- Timing analysis and timing closure
- RF, SDR, radar, or communications systems experience
- FPGA board bring-up and hardware debugging
- Experience with ModelSim, Questa
- Requirements capture and detailed design documentation

Responsibilities
- FPGA design, development, and documentation
- Hardware bring-up, debugging, and lab validation
- Support software and system integration and testing activities
- Participate in design reviews and documentation
- Work within structured development and verification processes
- Minimum 3 days onsite availability.